

1M x 4bit CMOS Quad CAS DRAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x 4bit Fast Page Mode Quad CAS CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time (-5, -6 or -7), power consumption(Normal), and package type (SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. All inputs and outputs are fully TTL compatible and four separate $\overline{\text{CAS}}$ pins provide for separate I/O operation allowing this device to operate in parity mode. This 1Mx4 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

• **Part Identification**

- KM44C1003D(5V)

• **Active Power Dissipation**

Unit : mW

Speed	Active power dissipation
-5	470
-6	415
-7	360

- Fast Page Mode operation
- Four separate $\overline{\text{CAS}}$ pins provide for separate I/O operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in 26(24)-pin SOJ 300mil and TSOP(II) 300mil packages
- Single +5V±10% power supply


• **Refresh Cycles**

Part NO.	Refresh cycle	Refresh Period
		Normal
KM44C1003D	1K	16ms

• **Performance Range**

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
-5	50ns	15ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

•KM44C1003DJ



(SOJ)

•KM44C1003DT



(TSOP-II)

Pin Name	Pin function
A0 - A9	Address Inputs
DQ0 - 3	Data In/Out
Vss	Ground
\overline{RAS}	Row Address Strobe
$\overline{CAS0}$ - 3	Column Address Strobe
\overline{W}	Read/Write Input
\overline{OE}	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc supply relative to Vss	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	600	mW
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A= 0 to 70°C)

Parameter	Symbol	Rating	Typ	Max	Units
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1.0* ¹	V
Input Low Voltage	V _{IL}	-0.1* ²	-	0.8	V

*1 : V_{CC} +2.0V/20ns, Pulse width is measured at V_{CC}

*2 : - 2.0V/20ns, Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{IN} +0.5V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	Max	Units
			KM44C1003D	
I _{CC1}	Don't Care	-5	85	mA
		-6	75	
		-7	65	
I _{CC2}	Don't Care	Don't Care	2	mA
I _{CC3}	Don't Care	-5	85	mA
		-6	75	
		-7	65	
I _{CC4}	Don't Care	-5	65	mA
		-6	55	
		-7	45	
I _{CC5}	Normal L	Don't Care	1	mA
			200	
I _{CC6}	Don't Care	-5	85	mA
		-6	75	
		-7	65	

I_{CC1}* : Operating Current (\overline{RAS} and \overline{CAS} cycling @trc=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @trc=min.)

I_{CC4}* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tpc=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @trc=min)

***Note :** I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6} address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time, t_{PC}.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A9]	CIN1	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS0-3}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ3]	CDQ	-	7	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, See note 1,2)

Test condition : VCC=5.0V±10%, VIH/VIL=2.4/0.8V, VOH/VOL=2.4/0.4V

Parameter	Symbol	-5		-6		7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		ns	
Read-modify-write cycle time	tRWC	132		152		177		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		15		20	ns	3,4,18
Access time from column address	tAA		25		30		35	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3,18
Output buffer turn-off delay	tOFF	0	12	0	12	0	17	ns	6,18
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		15		20		ns	16
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	15	10K	20	10K	ns	23
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	35	20	45	20	50	ns	4,16
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	17
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	16
Column address hold time	tCAH	10		10		15		ns	16
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		ns	
Read command set-up time	tRCS	0		0		0		ns	16
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	8
Write command hold time	tWCH	10		10		15		ns	24
Write command pulse width	tWP	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		15		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		15		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		10		15		ns	10

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Refresh period (4K, Normal)	tREF		16		16		16	ms	
Refresh period (L-ver)	tREF		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		ns	7,16
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	37		37		47		ns	7,16
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	72		82		97		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	47		52		62		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	52		57		67		ns	7
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		ns	16
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ counter test cycle)	tCPT	20		20		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35		40	ns	3,18
Fast Page mode cycle time	tPC	35		40		45		ns	19
Fast Page read-modify-write cycle time	tPRWC	77		82		97		ns	19
$\overline{\text{CAS}}$ precharge time (Fast Page cycle)	tCP	10		10		10		ns	20
$\overline{\text{RAS}}$ pulse width (Fast Page cycle)	tRASP	50	200K	60	200K	70	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		40		ns	
$\overline{\text{OE}}$ access time	tOEA		15		15		20	ns	21
$\overline{\text{OE}}$ to data delay	tOED	12		12		17		ns	22
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	53		60		70		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	12	0	12	0	17	ns	6
$\overline{\text{OE}}$ command hold time	tOEH	15		15		20		ns	
Write command set-up time (Test mode in)	tWTS	10		10		10		ns	
Write command hold time (Test mode in)	tWTH	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ refresh)	tWRP	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ refresh)	tWRH	5		5		5		ns	
Hold time $\overline{\text{CAS}}$ low to $\overline{\text{CAS}}$ high	tCLCH	5		5		5		ns	14,25

TEST MODE CYCLE

(Note 11)


Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	95		115		135		ns	
Read-modify-write cycle time	t _{RWC}	138		160		190		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		60		65		75	ns	3,4,10,12
Access time from $\overline{\text{CAS}}$	t _{CAC}		18		20		25	ns	3,4,5,12
Access time from column address	t _{AA}		30		35		40	ns	3,10,12
$\overline{\text{RAS}}$ pulse width	t _{RAS}	55	10K	65	10K	75	10K	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	18	10K	20	10K	25	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	18		20		25		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	55		65		75		ns	
Column Address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		40		ns	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	41		45		55		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	78		90		105		ns	7
Column Address to $\overline{\text{W}}$ delay time	t _{AWD}	53		60		70		ns	7
Fast Page mode cycle time	t _{PC}	40		45		50		ns	
Fast Page mode read-modify-write cycle	t _{PRWC}	81		90		105		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page cycle)	t _{RASP}	55	200K	65	200K	75	200K	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		35		40		45	ns	3
$\overline{\text{OE}}$ access time	t _{OEA}		20		20		25	ns	
$\overline{\text{OE}}$ to data delay	t _{OED}	18		20		25		ns	
$\overline{\text{OE}}$ command hold time	t _{OEH}	18		20		25		ns	

NOTES

1. An initial pause of 200us is required after power-up followed by any 8 \overline{RAS} -only refresh or \overline{CAS} -before- \overline{RAS} refresh cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL load and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPWD} \geq t_{CPWD}(\min)$ then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the first \overline{CAS} falling edge in early write cycles and to \overline{W} falling edge in \overline{OE} controlled write cycle and read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. In order to hold the address latched by the first \overline{CASx} going low, the parameter t_{CLCH} must be met.
15. If at least one \overline{CAS} is low at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, all four \overline{CAS} must be pulsed high for t_{CP} .
16. The first \overline{CASx} edge to transition low.
17. The last \overline{CASx} edge to transition low.
18. Output parameter is referenced to corresponding \overline{CASx} Input.
19. Last rising \overline{CASx} edge to next cycle's last rising \overline{CASx} edge.
20. Last rising \overline{CASx} edge to first falling \overline{CASx} to go low.
21. First DQx controlled by the first \overline{CASx} to go low.
22. Last DQx controlled by the first \overline{CASx} to go high.
23. Each \overline{CASx} must meet minimum pulse width.
24. The last \overline{CASx} to go low.
25. The last falling \overline{CASx} edge to the first rising \overline{CASx} edge.


READ CYCLE

NOTE : DOUT = OPEN




□ Don't care
■ Undefined

WRITE CYCLE (EARLY WRITE)




Don't care
 Undefined

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)



Don't care
 Undefined


READ - MODIFY - WRITE CYCLE



Don't care
 Undefined


FAST PAGE READ CYCLE

NOTE : DOUT = OPEN




Don't care
 Undefined

FAST PAGE WRITE CYCLE (EARLY WRITE)



Don't care
 Undefined

FAST PAGE READ - MODIFY - WRITE CYCLE




Don't care
 Undefined

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN




$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
 Undefined


HIDDEN REFRESH CYCLE (READ)




□ Don't care
■ Undefined

HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
 Undefined

PACKAGE DIMENSION

