
FINAL

## Am79M576A

Metering Subscriber Line Interface Circuit

## **DISTINCTIVE CHARACTERISTICS**

- Programmable constant-resistance feed
- Programmable loop-detect threshold
- Ground-key detect
- Performs polarity reversal
- Ring relay driver
- Supports 2.2 Vrms metering (12 and 16 kHz)
- Line feed characteristics independent of battery variations
- On-chip switching regulator for low-power dissipation
- Two-wire impedance set by single external impedance
- Tip Open state for ground-start lines
- On-hook transmission




## **BLOCK DIAGRAM**

# 

## ORDERING INFORMATION

### **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Metering Subscriber Line Interface Circuit

Valid Combinations					
	_1	JC			
Am79M576A	-2	PC			
		DC			

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

#### Note:

\* Functionality of the device from  $0^{\circ}C$  to  $+70^{\circ}C$  is guaranteed by production testing. Performance from  $-40^{\circ}C$  to  $+85^{\circ}C$  is guaranteed by characterization and periodic sampling of production units.

## **CONNECTION DIAGRAMS**

## **Top View**



#### Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.
- 3. RSVD = Reserved. Do not connect to this pin.

## **PIN DESCRIPTIONS**

Pin Names	Туре	Description
AGND	Gnd	(32-pin PLCC) Analog (quiet) ground.
AGND/DGND	Gnd	(28-pin DIP) Analog and Digital ground are connected internally to a single pin.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C3–C1	Inputs	Decoder. TTL compatible. C3 is MSB and C1 is LSB.
CHCLK	Input	Chopper clock. Input to switching regulator (TTL compatible). Freq = 256 kHz (nominal)
CHS	Input	Chopper Stabilization. Connection for external stabilization components.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Detector. Logic Low indicates that the selected detector is tripped. Logic inputs C3–C1, E1, and E0 select the detector. Open-collector with a built-in 15 k $\Omega$ pull-up resistor.
DGND	Gnd	(32-pin PLCC) Digital ground.
E0	Input	A logic High enables DET. A logic Low disables DET.
E1	Input	E1 = High connects the ground-key detector to $\overline{DET}$ , and E1 = Low connects the off-hook or ring-trip detector to $\overline{DET}$ .
HPA	Capacitor	High-pass filter capacitor; A(TIP) side of high-pass filter capacitor.
НРВ	Capacitor	High-pass filter capacitor; B(RING) side of high-pass filter capacitor.
L	Input	Switching Regulator Power Transistor . Connection point for filter inductor and anode of catch diode. Has up to 60 V of pulse waveform and must be isolated from sensitive circuits. Keep the diode connections short because of the high currents and high di/dt.
QBAT	Battery	Quiet Battery. Filtered battery supply for the signal processing circuits.
RD	Resistor	Detector resistor. Threshold modification/filter point for the off-hook detector.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network, which also connects to the receiver summing node (RSN). V <sub>RDC</sub> is negative for normal polarity and positive for reverse polarity.
RINGOUT/ DGND	Output	Relay ground for 5 V relays—externally connected to DGND.
RSN	Input	The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 1000 x the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node.
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation
VBAT	Battery	Battery supply.
VCC	Power	+5 V power supply.
VCCRING	Input	Ring relay driver (sinks current to RINGOUT).
VEE	Power	–5 V power supply.
VREG	Input	Regulated Voltage. Provides negative power supply for power amplifiers, connection point for inductor, filter capacitor, and chopper stabilization.
VTX	Output	Transmit Audio. This output is 0.510 times the A(TIP) and B(RING) metallic voltage. The other end of the two-wire input impedance programming network connects here.

## **ABSOLUTE MAXIMUM RATINGS**

Storage temperature	–55°C to +150°C
Ambient temperature, operating	–0°C to +70°C
V <sub>CC</sub> with respect to AGND	-0.4 V to +7.0 V
V <sub>EE</sub> with respect to AGND	+0.4 V to -7.0 V
V <sub>BAT</sub> with respect to AGND	+0.4 V to -70 V

**Note:** Rise time of  $V_{BAT}$  (dv/dt) must be limited to 27 V/µs or less when  $Q_{BAT}$  bypass is 0.33 µF.

BGND with respect to AGND/DGND.. +1.0 V to -3.0 V A(TIP) or B(RING) to BGND:

Continuous70 V to +2 V
10 ms (f = 0.1 Hz)70 V to +5 V
1 μs (f = 0.1 Hz)–90 V to +10 V
250 ns (f = 0.1 Hz)120 V to +15 V
Current from A(TIP) or B(RING)±150 mA
Voltage on VCCRING –0.3 V to +7 V
Current through relay drivers or
internal driver catch diodes60 mA
Voltage on ring-trip inputs DA and DB $\ldots \ldots V_{\text{BAT}}$ to 0 V
Current into ring-trip inputs $\pm 10~\text{mA}$
Peak current into regulator switch (L pin) 150 mA
Switcher transient peak off voltage on L pin+1.0 V
C3-C1, E0, E1, CHCLK
to AGND–0.4 V to $V_{CC}$ + 0.4 V
Maximum power dissipation (see note) $T_A$ = 70°C
In 28-pin ceramic DIP package1.5 W In 28-pin plastic DIP package1.2 W In 32-pin PLCC package1.2 W

**Note:** Thermal limiting circuitry on-chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

## **OPERATING RANGES**

#### **Commercial (C) Devices**

Ambient temperature	0°C to +70°C*
V <sub>CC</sub>	4.75 V to 5.25 V
V <sub>EE</sub>	4.75 V to -5.25 V
V <sub>BAT</sub>	–46.4 V to –54 V
V <sub>CC</sub> RING	0 V to 5.25 V
AGND/DGND	0 V
BGND with respect to AGND	–2 V to +2 V
Load resistance on VTX to ground	10 kΩ min

Operating Ranges define those limits between which device functionality is guaranteed.

\* Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

## **ELECTRICAL CHARACTERISTICS**

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Analog output (V <sub>TX</sub> ) impedance			3	20	Ω	
Analog (V <sub>TX</sub> ) output offset	0°C to +25°C	-40		+40		4
	+25°C to +85°C	-35		+35	mV	
	–40°C to 0°C	-45		+45		4
Analog (RSN) input impedance Longitudinal impedance at A or B	300 Hz to 3.4 kHz		1	20 35	Ω	4
Overload level 4-wire 2-wire	Z <sub>IN</sub> = 600 to 900 Ω	-3.1 -5.5		+3.1 +5.5	Vpk	2
Transmission Performance, 2-W	ire Impedance				1	1
2-wire return loss	300 Hz to 500 Hz	26				
(See Test Circuit D)	500 Hz to 2.5 kHz	26				4
	2.5 kHz to 3.4 kHz	20			dB	4
	OHT 300 Hz to 3.4 kHz	14				
Longitudinal Balance (2-Wire an	d 4-Wire, See Test Circuit C); R <sub>L</sub> = 600	Ω			1	•
Longitudinal to metallic L-T, L-4	300 Hz to 3.4 kHz	48				
Longitudinal sum (L-T) + (T-L)	300 Hz to 3.4 kHz	95			dB	
Longitudinal signal generation	300 Hz to 800 Hz	40				
4-L or T-L	800 Hz to 3.4 kHz	35				
Longitudinal current capability	Active state, 50 Hz to 200 Hz	17			mA	
per wire	OHT state, 50 Hz to 200 Hz	8			peak	4
Dial pulse make or break response time of DET				3	ms 4	
Insertion Loss (See Test Circuits	A and B)					<b>!</b>
2- to 4-wire	$V_{AB} = 0 \text{ dBm}, 1 \text{ kHz}$ 0°C to +70°C	5.70	5.85	6.00		
	-40°C to +85°C	5.65	5.85	6.05		4
4- to 2-wire	V <sub>BX</sub> = 0 dBm, 1 kHz 0°C to +70°C	-0.15		+0.15	1	
	-40°C to +85°C	-0.20		+0.20	dB	4
4- to 2-wire (In the presence of 2.2 Vrms metering)				1.5		4
Metering Signal Insertion Loss (	See Test Circuit B)				I	
4- to 2-wire	R <sub>L</sub> = 260, V <sub>AB</sub> = 2.86 Vrms					
	$R_{TMG} = 139.5 \text{ k}\Omega$ f = 12 kHz or 16 kHz	-0.8	-0.2	+0.4	dB	4
Insertion Loss vs. Frequency (Second	ee Test Circuits A and B)				1	
2- to 4-wire or	300 Hz to 3.4 kHz 0°C to +70°C	-0.1		+0.1		—
4- to 2-wire	Relative to 1 kHz –40°C to +85°C	-0.15		+0.15	dB	4
Gain Tracking (See Test Circuits	A and B)			•	•	•
2- to 4-wire or	+7 dBm to –55 dBm 0°C to +70°C	-0.1		+0.1	dB	—
4- to 2-wire	Reference: 0 dBm –40°C to +85°C	-0.15		+0.15		4
Balance Return Signal (4- to 4-W	/ire, See Test Circuit B)					
Gain accuracy	0 dBm, 1 kHz 0°C to +70°C	-6.00	-5.85	-5.70		—
	–40°C to +85°C	-6.05	-5.85	-5.65		4
Variation with frequency relative	300 Hz to 3.4 kHz 0°C to +70°C	-0.1		+0.1	1	3, 4
to 1 kHz	–40°C to +85°C	-0.15		+0.15	dB	4
Coin trooking	+3 dBm to –55 dBm 0°C to +70°C	-0.1		+0.1	1	$\vdash$
					1	Ι.
Gain tracking	Reference: –4 dBm    –40°C to +85°C	-0.15		+0.15		4

## ELECTRICAL CHARACTERISTICS (continued)

Test Condition (See Note 1)	Min	Тур	Max	Unit	Note
• 4-Wire or 4- to 2-Wire) without Met	ering (See	Test Circui	ts A and B	)	
300 Hz to 3.4 kHz		-64 -55	-50 -40	dD	
			-35		4, 11
tering			1		1
2-wire 4-wire			-75 -80	dPmn	7
2-wire 4-wire			-46 -52	автр	4, 7, 12 4, 7, 12
Noise (See Test Circuit E)			1		1
4 kHz to 9 kHz 9 kHz to 1 MHz 256 kHz and harmonics 1 kHz to 15 kHz Above 15 kHz 256 kHz and harmonics		-76 -76 -57 -70 -85 -57		dBm	4, 5, 9 4, 5, 9 4, 5 4, 5, 9 4, 5, 9 4, 5, 9 4, 5
	 =47.3 V, R		and 900 Ω		-,-
Active state	47	50	53	V	
Active state	-7.5		+7.5	%	
$R_{\rm L} = 600 \ \Omega$ $R_{\rm I} = 0 \ \Omega$			1.0	mA	
OHT state $I_L = 13.5 \text{ mA}, R_L = 0 \Omega$	-15		+15	%	10
R <sub>L</sub> = 2.25 kΩ	14.33				
R <sub>L</sub> = 1.96 kΩ R <sub>L</sub> = 0 Ω	17.5 41		50		
$ \begin{array}{l} R_{L} = 2.25 \ k\Omega \\ R_{L} = 0 \ \Omega \end{array} $	9.35		15.5		
		56	80	mA	
			110		
ion			•		
A and B to GND			40	m۸	
A and B to GND			55		
-				•	
R <sub>I</sub> = 600 Ω		40 140 190 350	80 200 300 500	mW	
	<b>4-Wire or 4- to 2-Wire) without Meter</b> 300 Hz to 3.4 kHz300 Hz to 3.4 kHz <b>tering</b> 2-wire4-wire2-wire4-wire <b>Noise (See Test Circuit E)</b> 4 kHz to 9 kHz9 kHz to 1 MHz256 kHz and harmonics1 kHz to 15 kHzAbove 15 kHz256 kHz and harmonicsres 1a, 1b, and 1c) BAT = 48 V, V <sub>BAT</sub> =Active stateActive stateActive stateRL = 600 $\Omega$ RL = 0 $\Omega$ OHT stateIL = 1.35 mA, RL = 0 $\Omega$ RL = 1.96 k $\Omega$ RL = 0 $\Omega$ RL = 0 $\Omega$ RL = 0 $\Omega$ A and B to GNDA and B to GNDA and B to GND	4-Wire or 4- to 2-Wire) without Metering (See300 Hz to 3.4 kHz300 Hz to 3.4 kHz2-wire 4-wire42-wire 4-wire42-wire 4-wire42-wire 4-wire44 kHz to 9 kHz 9 kHz to 1 MHz 256 kHz and harmonics41 kHz to 15 kHz Above 15 kHz 256 kHz and harmonics-47.3 V, RActive state47Active state-7.5RL = 600 $\Omega$ RL = 0 $\Omega$ -15RL = 0 $\Omega$ 14.33RL = 1.96 k $\Omega$ RL = 0 $\Omega$ 17.5RL = 2.25 k $\Omega$ RL = 0 $\Omega$ 14.33RL = 2.25 k $\Omega$ RL = 0 $\Omega$ 9.35IonA and B to GNDAA and B to GND4	a       Wire or 4- to 2-Wire) without Metering (See Test Circuit         300 Hz to 3.4 kHz $-64$ 300 Hz to 3.4 kHz $-64$ 2-wire $-55$ 4-wire $-76$ 2-wire $-76$ 4-wire $-76$ 9 kHz to 9 kHz $-76$ 9 kHz to 1 MHz $-76$ 256 kHz and harmonics $-57$ 1 kHz to 15 kHz $-70$ Above 15 kHz $-57$ rest 1a, 1b, and 1c) BAT = 48 V, V <sub>BAT</sub> = $-47.3$ V, R <sub>L</sub> = 600 $\Omega$ a         Active state $47$ 50       Active state         Active state $-7.5$ R <sub>L</sub> = 600 $\Omega$ $-15$ R <sub>L</sub> = 0 $\Omega$ $-15$ OHT state $17.5$ $L_L = 0.\Omega$ $14.33$ R <sub>L</sub> = 0. $\Omega$ $41$ R <sub>L</sub> = 0. $\Omega$ $56$ Ion $A$ and B to GND $56$ A and B to GND $40$ 140 $190$	a -4-Wire or 4- to 2-Wire) without Metering (See Test Circuits A and B         300 Hz to 3.4 kHz $-64$ $-50$ a $-35$ $-40$ 2-wire $-35$ $-36$ 4-wire $-35$ $-36$ 2-wire $-36$ $-35$ 4-wire $-75$ $-80$ 2-wire $-46$ $-52$ Noise (See Test Circuit E) $-46$ $-52$ 4 kHz to 9 kHz $-76$ $-76$ 9 kHz to 1 MHz $-76$ $-57$ 1 kHz to 15 kHz $-77$ $-85$ 256 kHz and harmonics $-57$ $-57$ res 1a, 1b, and 1c) BAT = 48 V, V <sub>BAT</sub> = $-47.3$ V, R <sub>L</sub> = 600 $\Omega$ and 900 $\Omega$ $Active state$ $47$ $50$ Active state $-7.5$ $+7.5$ $+7.5$ $+15$ R <sub>L</sub> = 0 $\Omega$ $1.0$ $001$ $1.0$ $001$ $1.0$ OHT state $-15$ $+15$ $+15$ $R_L = 0.\Omega$ $15.5$ $80$ R <sub>L</sub> = 1.96 $k\Omega$ $17.5$ $80$ $110$ $110$ $110$ $110$ $110$ $110$ $1$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$


## **ELECTRICAL CHARACTERISTICS (continued)**

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Supply Currents	•		•			
$V_{CC}$ , on-hook supply current	Open Circuit state OHT state Active state		2 5 6	4.0 7.0 9.0		
$V_{EE}$ , on-hook supply current	Open Circuit state OHT state Active state		1.0 2.3 2.3	2.0 4.0 4.5	mA	
$V_{\mbox{\scriptsize BAT}},$ on-hook supply current	Open Circuit state OHT state Active state		0.4 2.2 3.2	1.0 3.5 5.0		
$V_{BAT}$ , off-hook supply current	OHT state R <sub>L</sub> = 0 to 2.2 kΩ			15.5		
Power Supply Rejection Ratio	on (V <sub>RIPPLE</sub> = 50 mVrms, Saturation	n Guard Ina	ctive)	1	I	1
V <sub>CC</sub>	40 Hz to 3.4 kHz 3.4 kHz to 50 kHz	18 18	35 30			6, 7
V <sub>EE</sub>	40 Hz to 3.4 kHz 3.4 kHz to 50 kHz	20 13	30 25		dB	6, 7
V <sub>BAT</sub>	40 Hz to 3.4 kHz 3.4 kHz to 50 kHz	27 20	30 30			6, 7
Off-Hook Detector			1	1		
Current threshold	I <sub>DET</sub> = 365/R <sub>D</sub>	-15		+15	%	
Ground-Key Off-Hook Detecto	or Thresholds, Active State		1			
Resistance threshold	B(RING) to GND	2.0	5	10.0	kΩ	
Current threshold	B(RING) to GND Midpoint to GND		9		mA	8
Ring-Trip Detector Inputs			•			•
Bias current		-5	-0.05		μA	
Offset voltage	Source resistance = 0 to 200 k $\Omega$	-50	0	+50	mV	
Logic Inputs (C3–C1, E0, E1,	and CHCLK)♦					1
Input High voltage		2.0			v	
Input Low voltage				0.8	v	
Input High current	All inputs except E1 Input E1	-75 -75		40 45	μA	
Input Low current		-0.4			mA	
Logic Output (DET)			•			
Output Low voltage	I <sub>OUT</sub> = 0.8 mA			0.4	v	
Output High voltage	I <sub>OUT</sub> = -0.1 mA	2.4			v	
Relay Driver			•	•		•
On voltage (VCCRING to RINGOUT)	50 mA to VCCRING, RINGOUT connected to AGND/DGND			1.25	v	*
Off leakage			0.5	100	μA	
Zener breakover voltage	100 μΑ	6.0	7.2		v	
Zener On voltage	30 mA		10.0	11.0		

Note:

♦ C3–C1, and E0 have an internal pull up. E1 has an internal pull down.


## **RELAY DRIVER SCHEMATIC**



## SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Тур	Max	Unit	Note
	E1 Low to $\overline{\text{DET}}$ High (E0 = 1)		0°C to +70°C –40°C to 85°C			3.8 4.0		
tgkde	E1 Low to $\overline{\text{DET}}$ Low (E0 = 1)	Ground-Key Detect state R <sub>I</sub> open, R <sub>G</sub> connected	0°C to +70°C –40°C to 85°C			1.1 1.6		
tgkdd	E0 High to $\overline{\text{DET}}$ Low (E1 = 0)	(See Figure H)	0°C to +70°C –40°C to 85°C			1.1 1.6		
tgkd0	E0 Low to $\overline{\text{DET}}$ High (E1 = 0)		0°C to +70°C –40°C to 85°C			3.8 4.0		4
	E1 High to $\overline{\text{DET}}$ Low (E0 = 1)		0°C to +70°C –40°C to 85°C			1.2 1.7	μs	4
tshde	E1 High to $\overline{\text{DET}}$ High (E0 = 1)	Switchhoook Detect state $R_{I} = 600 \Omega_{c} R_{G}$ open	0°C to +70°C –40°C to 85°C			3.8 4.0		
tshdd	E0 High to $\overline{\text{DET}}$ Low (E1 = 1)	(See Figure G)	0°C to +70°C -40°C to 85°C			1.1 1.6		
tshd0	E0 Low to $\overline{\text{DET}}$ High (E1 = 1)		0°C to +70°C –40°C to 85°C			3.8 4.0		

#### SWITCHING WAVEFORMS



#### Notes:

When any power supplies to the MSLIC are removed and the MSLIC is not in the Ringing state, the relay driver must not activate when the relay coil connected to VCCRING is supplied by the same V<sub>CC</sub> used for powering the MSLIC.

If the relay coil connected to VCCRING is supplied by a voltage other than the  $V_{CC}$  used for powering the MSLIC, you must: - Provide redundancy of  $V_{CC}$  from the supply voltage of the relay

- As an alternative, limit the current flowing to all digital inputs to less than 1 mA.
- Unless otherwise noted, test conditions are BAT = 48 V (voltage at chip VBAT pin = -47.3 V), V<sub>CC</sub> = +5 V, V<sub>EE</sub> = -5 V, R<sub>L</sub> = 600 Ω, C<sub>HP</sub> = 0.22 µF, R<sub>DC1</sub> = R<sub>DC2</sub> = 18.7 kΩ, C<sub>DC</sub> = 0.15 µF, R<sub>d</sub> = 57.6 kΩ, no fuse resistors, two-wire AC output impedance programming impedance (Z<sub>T</sub>) = 306 kΩ resistive, receive input summing impedance (Z<sub>RX</sub>) = 300 kΩ resistive. (See Table 2 for component formulas.) Operation in polarity reverse is tested in production.
- 2. Overload level is defined when THD = 1%.
- Balance return signal is the signal generated at V<sub>TX</sub> by V<sub>RX</sub>. This specification assumes that the two-wire AC load impedance matches the impedance programmed by Z<sub>T</sub>.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. These tests are performed with a longitudinal impedance of 90  $\Omega$  and metallic impedance of 300  $\Omega$  for frequencies < 12 kHz and 135  $\Omega$  for frequencies >12 kHz. These tests are extremely sensitive to circuit board layout. Refer to application notes for details.
- 6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 7. When the SLIC is in the anti-sat 2 operating region, this parameter will be degraded. The exact degradation will depend on system design. The anti-sat 2 region occurs at high loop resistances when |V<sub>BAT</sub>| |V<sub>AX</sub> V<sub>BX</sub>| is less than approximately 13 V.
- 8. "Midpoint" is defined as the connection point between two 300  $\Omega$  series resistors connected between A(TIP) and B(RING).
- 9. Fundamental and harmonics from 256 kHz switch regulator chopper are not included.
- 10. Calculate loop current limit, which depends upon the programmed apparent open circuit voltage and the feed resistance, is as follows: In OHT state: I<sub>LIMIT</sub> = 0.202 and  $\frac{50 \bullet V_{APPARENT}}{50 \bullet V_{APPARENT}}$

OHT state: I <sub>I IMIT</sub> = 0.202 and	JU V APPARENT
Active state: $I_{LIMIT} = 0.68$	R <sub>DC</sub>

In

- 11. Total Harmonic distortion with metering is specified with a metering signal of 2.2 Vrms at the two-wire output, and a transmit signal of +3 dBm or receive signal of -4 dBm. The transmit or receive signals are single-frequency inputs, and the distortion is measured as the highest in band harmonic at the two-wire or the four-wire output relative to the input signal.
- 12. Noise with metering is measured by applying a 2.2 Vrms metering signal (measured at the two-wire output) and measuring the psophometric noise at the two-wire outputs over a 200 ms time interval.

			DET Output		
State	C3 C2 C1	Two-Wire Status	E0 = 1* E1 = 0	E0 = 1* E1 = 1	
0	0 0 0	Open Circuit	Ring trip	Ring trip	
1	0 0 1	Ringing	Ring trip	Ring trip	
2	0 1 0	Active	Loop detector	Ground key	
3	0 1 1	On-hook TX (OHT)	Loop detector	Ground key	
4	100	Tip Open	Loop detector	—	
5	101	Reserved	Loop detector	—	
6	1 1 0	Active Polarity Reversal	Loop detector	Ground key	
7	1 1 1	OHT Polarity Reversal	Loop detector	Ground key	


#### Table 1. SLIC Decoding

Note:

\* A logic Low on E0 disables DET output into the Open Collector state.


Table 2.	<b>User-Programmable</b>	Components
	ober i rogrammubie	Componento

$Z_{\rm T} = 510(Z_{\rm 2WIN} - 2R_{\rm F})$	$Z_{\rm T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{\rm F}$ and $Z_{2WIN}$ is the desired two-wire AC input impedance. When computing $Z_{\rm T}$ , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = 0.98(Z_{T})$	$Z_{RX}$ is connected from $V_{RX}$ to RSN. $Z_T$ is defined above. This equation sets the receive gain to 0 dB when the SLIC terminates with an impedance equal to $Z_{2WIN}$ .
$R_{DC1} + R_{DC2} = 50 \bullet (R_{FEED} - 2R_F)$ $C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	$R_{DC1},R_{DC2}$ and $C_{DC}$ form the network connected to the RDC pin. $R_{DC1}$ and $R_{DC2}$ are approximately equal.
$R_{\rm D} = \frac{365}{I_{\rm T}}, \qquad C_{\rm D} = \frac{0.5  \rm ms}{R_{\rm D}}$	$R_D$ and $C_D$ form the network connected from RD to –5 V and $I_T$ is the threshold current between on-hook and off-hook.
$Z_{M} = \frac{V_{MG}}{V_{M2W}} \bullet \frac{K_{1}(\omega)Z_{L} \bullet Z_{T}}{Z_{T} + 0.51 V \bullet K_{1}(\omega) \bullet (2R_{F} + Z_{L})}$	$\begin{split} & Z_{\text{M}} \text{ is connected from } V_{\text{MG}} \text{ (metering source) to the RSN pin,} \\ & V_{\text{M2W}} \text{ is the desired magnitude of the metering signal at the 2-wire output (usually 2.2 Vrms) and } K_1 (\omega) \text{ is defined below.} \\ & K_1(\omega) = \frac{1000}{1 + j\omega \Big( 11.5 \bullet 10^{-9} + \frac{CX}{2} \Big) (36 + Z_L + 2R_F)} \end{split}$
	where: CX = The values of the identical capacitors from A and B to GND $\omega = 2\pi \bullet$ metering frequency




50

#### **DC FEED CHARACTERISTICS**




a. V<sub>A</sub>–V<sub>B</sub> (V<sub>AB</sub>) Voltage vs. Loop Current (Typical)



## DC FEED CHARACTERISTICS (continued)

 $V_{BAT} = 47.3 V$  $R_{DC} = 37.5 k\Omega$ 


b. Loop Current vs. Load Resistance (Typical)




Feed current programmed by  $R_{DC1}$  and  $R_{DC2}$ 

c. Feed Programming

Figure 1. DC Feed Characteristics





Line Resistance ( $R_L$ ),  $\Omega$ 

Figure 2. Active State Total Power Dissipation (Typical)

 $V_{RX}$ 


R<sub>TMG</sub>

RT

 $\mathsf{R}_{\mathsf{RX}}$ 


 $\sim$ 

 $V_{RX}$ 



#### A. Two- to Four-Wire Insertion Loss


B. Four- to Two-Wire Insertion Loss and Balance Return Signal



#### C. Longitudinal Balance



#### **TEST CIRCUITS (continued)**



#### **REVISION SUMMARY**

#### **Revision A to Revision B**

• Minor changes were made to the data sheet style and format to conform to AMD standards.

#### **Revision B to Revision C**

- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."
- Minor changes were made to the data sheet style and format to conform to AMD standards.

#### Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.

AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

## ADVANCED MICRO DEVICES 38E D 🗰 0257525 0038701 8 🗰 AMD1

PRELIMINARY

#### AMD

#### **Count Registers**

Each of the three timers has a 16-bit count register. The contents of this register may be read or written by the processor at any time. If the register is written into while the timer is counting, the new value will take effect in the current count cycle.

The count registers should be programmed before attempting to use the timers, since they are not automatically initialized to zero.

#### Max Count Registers

Timers 0 and 1 have two MAX COUNT registers, while Timer 2 has a single MAX COUNT register. These contain the number of events the timer will count. In timers 0 and 1, the MAX COUNT register used can alternate between the two MAX COUNT values whenever the current maximum count is reached. A timer resets when the timer count register equals the MAX COUNT value being used. If the timer count register or the MAX COUNT register is changed so that the MAX COUNT is less than the timer count the timer does not immediately reset. Instead, the timer counts up to 0FFFFH, "wraps around" to zero, counts up to the MAX COUNT value, and then resets.

#### **Timers and Reset**

Upon RESET, the Timers will perform the following actions:

- All EN (Enable) bits are reset preventing timer counting.
- For Timers 0 and 1, the RIU bits are reset to zero and the ALT bits are set to one. This results in the Timer Out pins going High.
- The contents of the count registers are indeterminate.

#### INTERRUPT CONTROLLER

The 80C186 can receive interrupts from a number of sources, both internal and external. The internal interrupt controller serves to merge these requests on a priority basis, for individual service by the CPU.

Internal interrupt sources (Timers and DMA channels) can be disabled by their own control registers or by mask bits within the interrupt controller. The 80C186 interrupt controller has its own control register that sets the mode of operation for the controller.

The interrupt controller will resolve priority among requests that are pending simultaneously. Nesting is provided so interrupt service routines for lower priority interrupts may themselves be interrupted by higher priority interrupts. A block diagram of the interrupt controller is shown in Figure 19. The 80C186 has a special slave mode in which the internal interrupt controller acts as a slave to an external master. The controller is programmed into this mode by setting bit 14 in the peripheral control block relocation register (see Slave Mode section).

T-49-17-15

#### MASTER MODE OPERATION

#### Interrupt Controller External Interface

Five pins are provided for external interrupt sources. One of these pins is NMI, the non-maskable interrupt. NMI is generally used for unusual events such as power-fail interrupts. The other four pins may be configured in any of the following ways:

- As four interrupt lines with internally generated interrupt vectors.
- As an interrupt line and interrupt acknowledge line pair (cascade mode) with externally generated interrupt vectors plus two interrupt input lines with internally generated vectors.
- As two pairs of interrupt/interrupt acknowledge lines (cascade mode) with externally generated interrupt vectors.

External sources in the cascade mode use externally generated interrupt vectors. When an interrupt is acknowledged, two INTA cycles are initiated and the vector is read into the 80C186 on the second cycle. The capability to interface to external 82C59A programmable interrupt controllers is provided when the inputs are configured in cascade mode.

#### Interrupt Controller Modes of Operation

The basic modes of operation of the interrupt controller in master mode are similar to the 82C59A. The interrupt controller responds identically to internal interrupts in all three modes; the difference is only in the interpretation of function of the four external interrupt pins. The interrupt controller is set into one of these three modes by programming the correct bits in the INT0 and INT1 control registers. The modes of interrupt controller operation are as follows:

#### **Fully Nested Mode**

When in the fully nested mode four pins are used as direct interrupt requests as in Figure 20. The vectors for these four inputs are generated internally. An in-service bit is provided for every interrupt source. If a lower-priority device requests an interrupt while the in-service bit (IS) is set, no interrupt will be generated by the interrupt controller. In addition, if another interrupt request occurs from the same interrupt source while the in-service bit is set, no interrupt will be generated by the interrupt controller. This allows interrupt service routines to operate

34

80C186





Figure 19. Interrupt Controller Block Diagram

#### **Master Mode Features**

#### **Programmable Priority**

The user can program the interrupt sources into any of eight different priority levels. The programming is done by placing a 3-bit priority level (0–7) in the control register of each interrupt source. (A source with a priority level of 4 has higher priority over all priority levels from 5 to 7. Priority registers containing values lower than 4 have greater priority.) All interrupt sources have preprogrammed default priority levels (see Table 3).

If two requests with the same programmed priority level are pending at once, the priority ordering scheme shown in Table 3 is used. If the serviced interrupt routine reenables interrupts, it allows other interrupt requests to be serviced.



13087D-021

Figure 20. Fully Nested (Direct) Mode Interrupt Controller Connections

36

80C186

■ 0257525 0038726 2 I 38E D AMDl

PRELIMINARY T-49-17-15 AMD

## SWITCHING CHARACTERISTICS (continued) Ready, Peripheral, and Queue Status Timings


TA=0°C to +70°C, Vcc=5 V ±10% except Vcc=5 V ±5% at f > 12.5 MHz

No	Symbol Parame		• Preliminary								
		Parameter	80C186		80C186-12		80C186-16		80C186-20		†
			Min	Max	Min	Max	Min	Max	Min	Max	Unit
800	186 Rea	dy and Peripheral Timin	ng Requi	rements							
47	tsayci.	Synchronous Ready (SRDY) Transition Setup Time <sup>(1)</sup>	15		15		15		10		ns
48	t <sub>clsny</sub>	SRDY Transition Hold Time <sup>(1)</sup>	15		15		15		10		ns
49	tarych V	ARDY Resolution Transition Setup Time <sup>ra</sup>	15		15		15		10		ns
50	<b>t</b> clarx	ARDY Active Hold	15		15		15		10		ns
51	<b>LARYCHL</b>	ARDY Inactive Holding Time	15		15		15		10		ns
52	<b>LARYLOL</b>	Asynchronous Ready (ARDY) Setup Time <sup>(1)</sup>	25		25		25		20		ns
53	Цилосн	INTx, NMI, TEST/BUSY, TMR IN Setup Time <sup>(a</sup> )	15		15		15		15		ns
54	t <sub>invcl</sub>	DRQ0, DRQ1, Setup Time <sup>(2)</sup>	15		15		15		15		ns
80C	186 Peri	pheral and Queue Statu	s Timing	Respon	150\$	L	·				
55	<b>CLTMV</b>	Timer Output Delay		40		33		27		25	ns
56	tchosv	Queue Status Delay		37		32		30		23	ns

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_L$ =50–200 pF (10 MHz) and  $C_L$ =50–100 pF (12.5–20 MHz). For AC tests, input V<sub>L</sub>=0.45 V and V<sub>H</sub>=2.4 V except at X<sub>1</sub> where V<sub>H</sub>=V<sub>cc</sub>-0.5 V.


Notes: 1. To guarantee proper operation. 2. To guarantee recognition at clock edge.

Synchronous Ready (SRDY) Waveforms




80C186

59



#### **Peripheral and Queue Status Waveforms**



60

80C186