## Features

- Multi-mode parallel port controller
- Standard mode: IBM PC/XT, PC/AT and PS/2 compatiblebidirectional parallel port
- Enhanced parallel port (EPP) mode
- Extended capabilities port (ECP) mode


## General Description

The Parallel Port Controller incorporates one IBM XT/AT compatible parallel port and support the PS/2 type bidirectional parallel port, the enhanced parallel port (EPP) and the extended capabilities port (ECP) modes. Refer to the Hardware/Software configuration description for information on changing the base address, selecting the mode of operation and setting the FIFO threshold that is used in ECP operation.
EPP retains complete backward compatibility with the existing XT/AT and PS/2 compatible

- Support 6 base addresses
- 68-pin PLCC and 80-pin QFP package
functions and interface. EPP can provide high performance for bidirectional block mode data transfer. This is largely accomplished through hardware handshake.

ECP is software and hardware-compatible with existing parallel ports. It provides an automatic high-burst bandwidth channel that supports DMA for ECP in both the forward and reverse directions. This chip supports 16 -byte FIFO to smooth data flow and improves the bandwidth requirement. It also supports run-length encode (RLE) decompression in hardware.

## Block Diagram



## Pin Assignments




Pin Description

| Pin Name | I/O | Description |
| :--- | :---: | :--- |
| SA [10:0] | I | These host address bits determine the I/O address to be accessed during <br> IORZ and IOWZ cycles |
| SD [7:0] | I/O | The ISA data bus used by the host microprocessor to transmit data to or from <br> this chip |
| IORDY | O | Normally, this pin is use as I ORDY to extend theread/write command in EPP <br> mode |
| IOWZ | I | This active low signal is issued by the host microprocessor to indicate a write <br> operation |
| CLK/TESTI | I | 14.318 MHz OSC input or 24 MHz crystal input <br> TESTO O |
| IORZ 24 M Hz crystal output |  |  |
| TC | I | This active low signal is issued by the host microprocessor to indicate a read <br> operation |


| Pin Name | I/O | Description |
| :---: | :---: | :--- |
| DACKZ | I | An active low input acknowledging the request for a DMA transfer of data |
| DRQ | O | This active high output is the DMA request for byte transfers of data to the <br> host |
| IRQ | o | This pulse low output is the interrupt request signal. Note that this signal <br> needs a connected external pull-up resistor |
| AEN | I | Active low address enable indicates microprocessor operations on the host <br> data bus |
| RESET | I | Active high input signal that resets this chip |
| BA[2:0] | I | Parallel port base address select inputs for hardware initial setup |
| BUSY | I | This is a status input from the printer, high indicating that the printer is not <br> ready to receive new data |
| ACKZ | I | A low active input from the printer indicating that it has received the data <br> and is ready to accept new data |
| PE | I | A status input from the printer, high indicating that the printer is out of <br> paper |
| SLCT | I | This high active output from the printer indicates that it has power on |
| ERRZ | I | A low on this input from the printer indi cates that there is an error condition <br> at the printer |
| STRBZ | O | A low active pulse on this output is used to strobe the printer data into the <br> printer |
| AFDZ | O | This output goes low to cause the printer to automatically feed oneline after <br> each line is printed |
| INITZ | O | This is use to initiate the printer when low |
| SLTINZ | O | This active low output selects the printer |
| PD [7:0] | I/O | The bi-directional parallel data bus is used to transfer information between <br> CPU and peripherals |
| PMODE[1:0] | I | Parallel port mode select inputs for hardware initial setup |
| TEST1 | I | This input pin is for testing. It must be pulled low. |
| NUMID | I | This input pin decides the chip number ID. Refer to hardware configuration <br> for use of this pin. It is pulled up internally. |
| NC | - |  |
| VDD | - | Positive power supply inputs |
| VSS | - | Ground reference power supply inputs |

## Absolute Maximum Ratings

Supply Voltage $\qquad$ -1.3 V to 5.5 V
I nput Voltage $\qquad$ $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Storage Temperature $-50^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

Operating Temperature $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
D.C. Characteristics
( $\mathrm{Ta}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Symbol | Parameter | Test Condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VDD | Condition |  |  |  |  |
| VIL | Input Low Voltage | 5 V | - | -0.3 | - | 0.8 | V |
| VIH | Input High Voltage | 5 V | - | 2.0 | - | $V_{\text {DD }}+0.3$ | V |
| ILIH | Input High Leakage | 5 V | $V_{\text {IN }}=V_{\text {DD }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| ILIL | Input Low Leakage | 5 V | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | 5 V | $I_{\text {sink }}=6 \mathrm{~mA}$ | - | - | 0.4 | V |
| VOH | Output High Voltage | 5 V | $I_{\text {sour }}=6 \mathrm{~mA}$ | 2.4 | - | V ${ }_{\text {DD }}$ | V |
| CIn | Input Capacitance | 5 V | - | - | - | 5 | PF |
| Cout | Output Capacitance | 5 V | - | - | - | 10 | PF |
| I StBy | Standby Current | 5 V | - | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{T}}$ | Threshold Voltage of CLK/TESTI Pin | 5V | - | - | 2.5 | - | V |
| Ipull-up | Input with Internal Pull-High current | 5V | $\mathrm{V}_{\text {IN }}=0$ | 50 | - | 500 | $\mu \mathrm{A}$ |

Note 1: Standby current is measured with input gating, output unloading and CLK/TESTI $=0$.

## Functional Description

## Hardware Configuration

Hardware configuration are defined through the conditioning of PMODE [1:0] and BA [2:0] pins during power-on reset.

| PMODE 1 | PMODE 0 | Parallel Port <br> Mode |
| :---: | :---: | :--- |
| 0 | 0 | ISA Compatible |
| 0 | 1 | PS/2 Compatible |
| 1 | 0 | EPP |
| 1 | 1 | ECP |


| BA2 | BA1 | BA0 | Base Address |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 378 H |
| 0 | 0 | 1 | 278 H |
| 0 | 1 | 0 | 3 BCH |
| 0 | 1 | 1 | Disable |
| 1 | 0 | 0 | 268 H |
| 1 | 0 | 1 | 26 CH |
| 1 | 1 | 0 | 27 CH |
| 1 | 1 | 1 | Disable |

- When the chip is disabled, the ISA-interface output pins will become tri-state.
- Two controller chips can be used simultaneously on a board by pulling up or NC the "NUMID" pin as controller \#l and pulling low the "NUMID" pin as controller \#2. Refer to software configuration for use of this pin.


## Software Configuration

After RESET the default values will be loaded into the configuration registers. The procedures
for setting up the configuration registers are described as follows:

- To enter the configuration mode
* Write 55H to 2FAH twice
* Followed by writing AAH to 3FAH twice (if "NUMID" $=1$ ), or writing 55H to 3FAH twice (if "NUMID"=0)
- To program the configuration register
* Write XXH to 3FAH, where XXH is the configuration register index
* Followed by writing YYH to 2FAH, where YYH is the data for the configuration register XXH.
- To exit from the configuration mode Write OFH to 3FAH, then write any value to 2 FAH

The following describes the bit functions of each configuration register. Note that the configuration registers are all write only.

- Index 00: ECP FIFO threshold register (default value $=00 \mathrm{H}$ )

| 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |

- Index 01: Parallel port mode register

| 1 | 0 |  |
| :---: | :---: | :--- |
| PMODE 1 | PMODE 0 |  |
| 0 | 0 | ISA Compatible |
| 0 | 1 |  |
| 1 | 0 | EPP |
| 1 | 1 | ECP |

* SPP data register read and write modes

|  | CTR5 | IORZ | IOWZ | Result |
| :---: | :---: | :---: | :---: | :--- |
| ISA Compatible | X | 1 | 0 | Data written to PD[0:7] |
|  | X | 0 | 1 | Data read from the output latch |
|  | 0 | 1 | 0 | Data written to PD[0:7] |
|  | 1 | 1 | 0 | Data written is latched |
|  | 0 | 0 | 1 | Data read from the output latch |
|  | 1 | 0 | 1 | Data read from PD[0:7] |

* EPP data register read and write modes

| CTR5 | IORZ | IOWZ | Result |
| :---: | :---: | :---: | :--- |
| $X$ | 1 | 0 | Data written to PD[0:7] |
| $X$ | 0 | 1 | Data read from PD[0:7] |

- Index 02: Base address register

| 2 | 1 | 0 |
| :---: | :---: | :---: |
| BA2 | BA1 | BA0 |
|  |  |  |
| 0 | 0 | 0 |
| 0 | 0 | 1 |

Note that the base address $3 \mathrm{BCH}, 26 \mathrm{CH}$ and 27 CH cannot be selected for EPP mode.

## Configuration example

The following is an example of configuration program in 80X86 assembly language:

| ; Enter the configuration mode |  |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { DX, } \\ & \text { AL, } \\ & \text { DX, } \\ & \text { DX, } \end{aligned}$ |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| MOV DX, |  |  |
| MOV | AL, |  |
| OUT | DX, |  |
| OUT | D X |  |
| MOV | 2FAH | ; if |
| MOV | 55H | NUM |
| OUT | AL | ID=1 |
| OUT | AL |  |
|  | 3FAH |  |
|  | AAH |  |
|  | AL |  |
|  | AL |  |
| ; Program configuration registers |  |  |
| MOV | DX, | 3FAH |
| MOV | AL, | OOH |
| OUT | DX, | AL |
| MOV | DX, | 2FAH |
| MOV | AL, | YYH |
| OUT | DX, | AL |
| MOV | DX, | 3FAH |
| MOV | AL, | 01H |
| OUT | DX, | AL |
| MOV | DX, | 2FAH |
| MOV | AL, | YYH |
| OUT | DX, | AL |
| MOV | DX, | 3FAH |
| MOV | AL, | 02H |
| OUT | DX, | AL |
| MOV | DX, | 2FAH |
| MOV | AL, | YYH |
| OUT | DX, | AL |



Note that if two controllers are used, the configuration of controller \#2 should begin after exiting the configuration mode of controller \#1.
In EPP mode, if a time-out ( $10 \mu \mathrm{~s}$ approximately) occurs, the current EPP cycle is aborted and the time-out condition is indicated in the Status register bit 0 as a logic " 1 ". To clear this time-out bit, just write any value to the Status register.

## Timing Diagram

## Parallel port timing



|  | Parameter | Min. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| t1 | PD[7:0] delay from IOWZ inactive |  | 60 | ns |  |
| t2 | STRBZ, AFDZ, INITZ, SLTINZ del ay from IOWZ inactive |  | 100 | ns |  |
| t3 | IRQ del ay from ACKZ |  | 70 | ns |  |
| t4 | IRQ active low pulse width | 800 |  | ns |  |
| t5 | IRQ delay from ERRZ |  | 180 | ns |  |

## EPP address or data WRITE cycle timing



|  | Parameter | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| t1 | IOWZ asserted to IORDY asserted | 10 | 80 | ns |  |
| t2 | IOWZ asserted to STRBZ asserted | 140 | 240 | ns |  |
| t3 | IOWZ asserted to PD[7:0] valid |  | 150 | ns |  |
| t4 | time out | 10 | 12 | $\mu \mathrm{~s}$ |  |
| t5 | STRBZ asserted to AFDZ, SLTINZ asserted | 70 | 80 | ns |  |
| t6 | AFDZ, SLTINZ asserted to BUSY asserted | 0 |  | ns |  |
| t7 | BUSY asserted to IORDY deasserted | 70 | 140 | ns |  |
| t8 | BUSY asserted to AFDZ, SLTINZ deasserted | 70 | 140 | ns |  |
| t9 | AFDZ, SLTINZ deasserted to BUSY deasserted | 0 |  |  |  |
| t10 | BUSY deasserted to STRBZ deasserted | 70 | 140 | ns |  |
| t11 | BUSY deasserted to PD[7:0] invalid |  | 140 | ns |  |

## EPP address or data READ cycle timing



|  | Parameter | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| t1 | IORZ asserted to IORDY asserted | 0 | 80 | ns |  |
| t2 | IORZ asserted to STRBZ deasserted | 0 |  | ns |  |
| t3 | lORZ asserted to PD[7:0] Hi-Z | 0 | 70 | ns |  |
| t4 | time out | 10 | 12 | $\mu \mathrm{~s}$ |  |
| t5 | PD[7:0] Hi-Z to AFDZ, SLTINZ asserted | 140 | 210 | ns |  |
| t6 | AFDZ, SLTINZ to PD[7:0] valid | 0 |  | ns |  |
| t7 | PD[7:0] valid to BUSY asserted | 0 |  | ns |  |
| t8 | BUSY asserted to IORDY deasserted | 70 | 140 | ns |  |
| t9 | BUSY asserted to AFDZ, SLTINZ deasserted | 70 | 140 | ns |  |
| t10 | AFDZ, SLTINZ deasserted to PD[7:0] Hi-Z | 0 |  | ns |  |
| t11 | PD[7:0] Hi-Z to BUSY deasserted | 0 |  | ns |  |

## ECP parallel port FIFO mode timing



|  | Parameter | Min. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| t1 | PD[7:0] valid to STRBZ active | 500 |  | ns |  |
| t2 | STRBZ active pulse width | 500 |  | ns |  |
| t3 | PD[7:0] hold from STRBZ inactive | 500 |  | ns |  |
| t4 | BUSY inactive to STRBZ active | 900 |  | ns |  |

## ECP parallel port forward timing



|  | Parameter | Min. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| t1 | PD[7:0] valid to STRBZ asserted | 0 | 180 | ns |  |
| t2 | AFDZ valid to STRBZ asserted | 0 | 70 | ns |  |
| t3 | STRBZ asserted to BUSY asserted | 0 |  | ns |  |
| t4 | BUSY asserted to STRBZ deasserted | 70 | 140 | ns |  |
| t5 | STRBZ deasserted to BUSY deasserted | 0 |  | ns |  |
| t6 | BUSY deasserted to PD[7:0] changed | 140 | 170 | ns |  |
| t7 | BUSY deasserted to STRBZ asserted | 560 | 850 | ns | 1 |

1. Maximum value only applies if there is data in the FIFO waiting to be written out.

## ECP parallel port reverse timing



|  | Parameter | Min. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| t1 | PD[7:0], BUSY valid to ACKZ asserted | 0 |  | ns |  |
| t2 | ACKZ asserted to AFDZ deasserted | 140 | 210 | ns | 1 |
| t3 | AFDZ asserted to ACKZ deasserted | 0 |  | ns |  |
| t4 | ACKZ deasserted to AFDZ asserted | 300 | 350 | ns |  |
| t5 | AFDZ asserted to PD[7:0] changed | 0 |  | ns |  |
| t6 | AFDZ asserted to ACKZ asserted | 0 |  | ns |  |

1. Maximum value only applies if there is room in FIFO and a terminal count has not been received.

## Application Circuit



