ROCKWELL SEMICONDUCTOR SYSTEMS

Network access

PROVIDING

MULTIMEDIA

CONNECTIONS

HIGH

SPEED

Rockw

States and the states of the s



datasheet



Because Communication Matters™



Rockwell Semiconductor Systems

Preliminary Information

This document contains information on a product under development. The parametric information contains target parameters that are subject to change.

RS8250/1/2/3/4/5

ATM Physical Interface Devices—ATM PHY

The RS825x is a family of six 155 Mbps (OC-3/STM-1) ATM-SONET Physical Layer (PHY) devices with an integrated, low-jitter PLL clock and data recovery circuit. These devices have optimized SONET framer functions for mapping ATM cells to SONET payloads for edge switch applications, and optional enhanced feature sets for ATM-WAN access applications. They provide ATM Forum compliant service termination, and map the 53-byte cells from an ATM switch fabric or an adaptation layer processor (SAR) into the SONET payload. Available in single, dual, and quad port packages, as well as LAN and WAN versions, the RS825x devices are tailored to meet a wide variety of ATM OC-3 applications, including WAN terminals, ATM LAN and WAN switches, ATM OC-3 NICs, and Ethernet-ATM uplink cards.

The RS825x family thus consists of six devices, with three devices in each of two categories, WAN and LAN. All references to the RS825x in this document apply to the entire family of RS825x devices, unless otherwise noted.

The RS825x uses an ATM Forum UTOPIA Level 2 compliant host interface designed for a multi-PHY environment. The ATM framer provides G.804 cell processing, with HEC generation, checking and alignment operations. Each port provides a 155 Mbps SONET termination with all of the counters needed for capturing both SONET and ATM error events as specified by the ATM Forum. A proprietary protection scheme allows for near-instantaneous switching between active and stand-by PHYs.

The RS825x family uses a Pseudo-Emitter Coupled Logic (PECL) line interface, that is compliant with the ATM Forum's WIRE definition. Thus, designers can connect directly to either fiber optic or Cat 5 Physical Media Dependent (PMD) devices. For diagnostics, three loopback modes are provided: source loopback, line loopback before the ATM processor, and line loopback at the UTOPIA block. In addition, the RS825x can generate BIP-8 errors and insert invalid HECs.

The WAN versions of the device (RS8250/2/4), support full compliance with the jitter requirements of Bellcore's GR-253-CORE, as well as support for Automatic Protection Switching (APS) using the K1/K2 overhead octets and a Bit Error Rate (BER) integrator. The WAN devices also support access to the S1 octet for system timing, as well as data transmission/reception over the Data Link message channels, D1-D3 and D4-D12.

RS8250/1 Functional Block Diagram

Distinguishing Features

- Synthesizes a 155.52 MHz clock from an 8 kHz input.
- UTOPIA Level 2 interface.
- Meets ITU, ANSI, and ATM Forum standards.
- ATM Forum WIRE interface for PMDs using PECL.
- D1-D3, D4-D12 external data link (WAN only).
- Supports APS (K1/K2 bytes)(WAN only).
- SRAM-style microprocessor interface for all control and configuration registers.
- Glueless interface to the Bt/RS823x segmentation and reassembly devices.
- JTAG (IEEE 1149.1a-1993) compliant
- 8 kHz and 19.44 MHz selectable sync inputs and outputs.
- SONET overhead processing.
- Automatic collection of one-second statistics.
- Low power consumption-500 mW/ port.
- Rapid start after reset.
- Reference software provided.
- 3.3 V, (-40° to 85° C).
- Packages: 128-pin TQFP (RS8251), 156-pin BGA (RS8250), and 256-pin BGA (RS8252/3/4/5).

Applications

- · Switches, Hubs, Routers
- · LAN NIC cards
- DSLAM uplinks



Semiconductor Systems

Ordering Information

Model Number	Manufacturing Part Number	Product Revision	Package	Operating Temperature
RS8250EBGC	28250-14	С	156-pin, 15 mm BGA	-40°C to 85°C
RS8251ETFB	28251-13	В	128-pin TPQFP	-40°C to 85°C
RS8252EBG	R7171-11	А	256-pin, 35 mm BGA	-40°C to 85°C
RS8253EBG	R7172-11	А	256-pin, 35 mm BGA	-40°C to 85°C
RS8254EBG	R7173-11	А	256-pin, 35 mm BGA	-40°C to 85°C
RS8255EBG	R7174-11	А	256-pin, 35 mm BGA	-40°C to 85°C
RS8254EBGB	R7173-12	В	256-pin, 35 mm BGA	-40°C to 85°C

Copyright © 1998 Rockwell Semiconductor Systems, Inc. All rights reserved. Print date: September 1998

Rockwell Semiconductor Systems, Inc. reserves the right to make changes to its products or specifications to improve performance, reliability, or manufacturability. Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by its implication or otherwise under any patent or intellectual property rights of Rockwell Semiconductor Systems, Inc.

Rockwell Semiconductor Systems, Inc. products are not designed or intended for use in life support appliances, devices, or systems where malfunction of a Rockwell Semiconductor Systems, Inc. product can reasonably be expected to result in personal injury or death. Rockwell Semiconductor Systems, Inc. customers using or selling Rockwell Semiconductor Systems, Inc. products for use in such applications do so at their own risk and agree to fully indemnify Rockwell Semiconductor Systems, Inc. for any damages resulting from such improper use or sale.

Bt is a registered trademark of Rockwell Semiconductor Systems, Inc.

Product names or services listed in this publication are for identification purposes only, and may be trademarks or registered trademarks of their respective companies. All other marks mentioned herein are the property of their respective holders.

Specifications are subject to change without notice.

PRINTED IN THE UNITED STATES OF AMERICA

RS825x Features

Line Interface

- ATM Forum WIRE interface specification compliant
- PECL I/O, compatible with PMD optical and UTP interface devices
- Clock recovery from NRZ input data
- Recovery of receive-octet alignment and octet clock from F6/28 framing pattern
- Select transmit clock from input or recovered receive clock
- PMD (line) and Framer (source) loopbacks for diagnostic testing
- Loss of Signal (LOS) detection
- 8 kHz or 19.44 MHz reference clock

SONET STS_3c/STM-1 Framer

Section Overhead Octets Supported

UTOPIA Level 2 Interface

- PHY cell to UTOPIA interface
- 50 MHz maximum data rate
- 8/16-bit data path interface
- Multi-PHY support
- Mode-compatible with UTOPIA level 1
- · Configurable cell buffer depth

Transmit Receive A1/A2 F6/28 hex or disable 00 Monitor out of frame state machine 01 hex or 64-byte trace buffer J0 Monitor Rx trace buffer, interrupt on change Z0, Z0 02, 03 hex Not checked B1 Calculated, error insertion Checked, errors counted D1, D2, D3 00 hex or external data link (WAN only) External data link (WAN only)

Line Overhead Octets Supported

	Transmit	Receive
H1/H2	620A/93FF hex pointer	Full GR.253 pointer processor
H3	Set to 00	Used in pointer processor
B2	Calculated, error insertion	Checked, errors counted
K1/K2	Insertable via register (WAN only)	Checked, interrupt on change (WAN only)
D4-D12	00 hex or external data link (WAN only)	External data link (WAN only)
S1	Insertable via register (WAN only)	Checked, interrupt on change (WAN only)
M1	Line FEBE inserted	Checked, errors counted

Path Overhead Octets Supported

	Transmit	Receive
J1	00 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change
B3	Calculated, error insertion	Checked, errors counted
C2	13 hex for ATM mapping	Checked for 01 or 13 hex
G1	Path FEBE, RDI inserted	Checked, errors counted, status

Sonet Framer Functions

- Recovers frame location using F6/28 framing pattern.
- Processes pointer to locate payload envelope.
- Provides OOF, LOP, and AIS status.
- Provides frame and payload position information to other blocks.
- Generates clocks and frame counters.
- Maps cell data into payload envelope.
- Generates all section, line, and path overhead and alarms.
- Performs cell and frame scrambling before transmission.
- Detects and integrates alarms for reporting in status registers.
- Detects BIP and FEBE errors for error counters.
- Recovers D1-D3 and D4-D12 data link (WAN only).

Control and Status

Microprocessor Interface

- SRAM-like interface mode with high performance or low-power access selection
- Glueless RS8233/4 SAR interface mode
- 8-bit data bus
- Open-drain interrupt output

Cell Alignment Framing Section

- Recovers cell alignment from HEC.
- Performs HEC error correction.
- Matches idle/desired cell headers and generates write strobes and cell sync for UTOPIA interface.
- Generates cell status bits, cell counts, and error counts.
- Reads cell data from the UTOPIA FIFO.
- Inserts headers and generates HEC.
- Inserts idle cells when no traffic is ready.

Support for Automatic Protection Switching (APS) (WAN only)

- Register control allows for support of APS.
- K1/K2 Transmit control register allows transmission of any value.
- · Separate control bits for AIS, line FERF.
- K1/K2 receive status register allows observation of incoming octet values.
- Maskable interrupt on any change in received value.
- Software interrupt routine can easily implement APS protocol.
- Signal Fail/Signal Detect BER threshold monitoring.

Counters/Status and Interrupt Registers

- Summary interrupt indications
- Configuration of interrupt enables
- One-second status latching
- One-second counter latching
- Eight general purpose outputs, configurable as status indicator pins

The following diagram is a Network Interface Card (NIC) application of the RS825x.



Table of Contents

List of	Figures xi
List of	Tables xiii
1.0 Pro	oduct Description
1.1	RS825x Features
1.2	Applications Overview
1.3	Logic Diagram
1.4	Pin Diagram and Definitions
1.5	Block Diagram and Descriptions 1-15
2.0 Fu	nctional Description
2.1	Line Interface
	2.1.1 TTL/PECL Interface
	2.1.2 PECL Interface
2.2	Clock Circuits
	2.2.1 Loss of Lock
2.3	Serial-Parallel Conversion
2.4	SONET/SDH Framer and Overhead Processor
	2.4.1 Loss of Signal
	2.4.2 Section Overhead
	2.4.2.1 A1, A2
	2.4.2.2 Loss of Frame
	2.4.2.3 B1
	2.4.2.4 D1-D3
	2.4.2.5 J0
	2.4.2.6 Z0
	2.4.3 Line Overhead
	2.4.3.1 TI, TZ, alla T3
	2.4.3.2 LUSS OF PUBLICE
	2.15.3
	2.4.3.5 K1 and K2 (WAN only)

	2.4.3.6 Line RDI/AIS Detect	2-17
	2.4.3.7 D4-12	2-17
	2.4.3.8 S1 (WAN only)	2-17
	2.4.3.9 M1	2-18
	2.4.4 Path Overhead	2-18
	2.4.4.1 J1	2-19
	2.4.4.2 B3	2-19
	2.4.4.3 C2	2-19
	2.4.4.4 G1	2-19
	2.4.5 SONET Frame Scrambler	2-21
2.5	ATM Cell Processor	2-22
	2.5.1 ATM Cell Transmitter.	2-22
	2.5.1.1 HEC Generation	2-22
	2.5.2 ATM Cell Receiver	2-23
	2.5.2.1 Cell Delineation.	2-23
	2.5.2.2 Cell Screening.	2-24
	2.5.3 Cell Payload Scrambler.	2-25
2.6	Data Link Interface	2-26
	2.6.1 Data Link Transmit	2-27
	2.6.2 Data Link Receive	2-28
2.7	UTOPIA Interface	2-29
	2.7.1 UTOPIA Transmit and Receive FIFOs	2-29
	2.7.2 UTOPIA 8-bit and 16-bit Bus Widths	2-30
	2.7.3 UTOPIA Parity.	2-31
	2.7.4 UTOPIA Multi-PHY Operation	2-31
	2.7.5 Handshaking	2-32
2.8	Microprocessor Interface	2-33
	2.8.1 Status and Control	2-33
	2.8.2 Counters	2-34
	2.8.3 One-second Latching	2-34
	2.8.4 Interrupts	2-35
	2.8.4.1 Interrupt Routing	2-35
	2.8.4.2 Interrupt Servicing	2-38
2.9	Loopback Modes	2-39
	2.9.1 Line Loopback	2-39
	2.9.2 UTOPIA Loopbacks	2-40
	2.9.3 Source Loopback	2-41
3 0 Am	nlications	21
3.0 Ap		. ວ-1
3.1	System Application	3-1
3.2	PECL Applications	3-3
	3.2.1 RS825x to 3.3 V PMD.	. 3-3
	3.2.2 RS825x to 5 V PMD Inputs	. 3-4

	3.2.3 RS825x to 5 V PMD Outputs	3-5 3-6
	3.2.5 The RS825x/RS8235 Network Interface Card Reference Design	3-7
4.0 Re	gisters4	-1
4.1	General Use Registers	-6
	0x00—GEN (General Control Register)	-6
	0x01—CLKREC (Clock Recovery Control Register)	-7
	0x02—OUTSTAT (Output Pin Control Register) 4	-8
	0x03—VERSION (Part Number/Version Status Register)	-8
4.2	Cell Transmit Control Registers	1-9
	0x04—CGEN (Cell Generation Control Register)	1-9
	0x05—IDLPAY (Transmit Idle Cell Payload Control Register)4-	10
	0x1C—TXHDR1 (Transmit Cell Header Control Register 1) 4-	10
	0x1D—TXHDR2 (Transmit Cell Header Control Register 2)4-	11
	0x1E—TXHDR3 (Transmit Cell Header Control Register 3)4-	11
	0x1F—TXHDR4 (Transmit Cell Header Control Register 4)4-	12
	0x20—TXIDL1 (Transmit Idle Cell Header Control Register 1)4-	12
	0x21—TXIDL2 (Transmit Idle Cell Header Control Register 2)4-	13
	0x22—TXIDL3 (Transmit Idle Cell Header Control Register 3)4-	13
	0x23—TXIDL4 (Transmit Idle Cell Header Control Register 4)4-	14
4.3	Cell Receive Control Registers 4-	15
	0x08—CVAL (Cell Validation Control Register) 4-	15
	0x24—RXHDR1 (Receive Cell Header Control Register 1)4-	16
	0x25—RXHDR2 (Receive Cell Header Control Register 2)4-	16
	0x26—RXHDR3 (Receive Cell Header Control Register 3)4-	17
	0x27—RXHDR4 (Receive Cell Header Control Register 4)4-	17
	0x28—RXMSK1 (Receive Cell Mask Control Register 1) 4-	18
	0x29—RXMSK2 (Receive Cell Mask Control Register 2) 4-	18
	0x2A—RXMSK3 (Receive Cell Mask Control Register 3) 4-	19
	0x2B—RXMSK4 (Receive Cell Mask Control Register 4) 4-	19
	0x2C—RXIDL1 (Receive Idle Cell Header Control Register 1) 4-	20
	0x2D—RXIDL2 (Receive Idle Cell Header Control Register 2) 4-	20
	0x2E—RXIDL3 (Receive Idle Cell Header Control Register 3) 4-	21
	0x2F—RXIDL4 (Receive Idle Cell Header Control Register 4)	21
	UX30—IDLMSK1 (Receive Idle Cell Mask Control Register 1)	22
	UX31—IDLMSK2 (Receive Idle Cell Mask Control Register 2)	22
	0x32—IDLMSK3 (Receive Idle Cell Mask Control Register 3)	23
	UX33—IDLMSK4 (Receive Idle Cell Mask Control Register 4)	23
4.4	UTOPIA Control Registers 4-	24
	0x0A—UTOP1 (UTOPIA Control Register 1) 4-	24
	0x0B—UTOP2 (UTOPIA Control Register 2) 4-	25
4.5	SONET Overhead Transmit Control Registers 4-	26
	0x06—ERRINS (Error Insertion Control Register)	26

0x07—ERRPAT (Error Pattern Control Register)	4-27
0x0C—TXSEC (Transmit Section Overhead Control Register)	4-27
0x68—TXSECBUF (Transmit Section Trace Circular Buffer)	4-28
0x0D—TXLIN (Transmit Line Overhead Control Register)	4-28
0x0E—TXPTH (Transmit Path Overhead Control Register)	4-29
0x69—TXPTHBUF (Transmit Path Trace Circular Buffer)	4-29
0x10—TXK1 (Transmit K1 Overhead Control Register) (WAN Only)	4-30
0x11—TXK2 (Transmit K2 Overhead Control Register) (WAN Only)	4-30
0x12—TXS1 (Transmit S1 Overhead Control Register) (WAN Only)	4-31
0x13—TXC2 (Transmit C2 Overhead Control Register)	4-31
4.6 SONET Overhead Receive Control Registers	4-32
0x6A—RXSECBUF (Receive Section Trace Circular Buffer)	4-32
0x6B—RXPTHBUF (Receive Path Trace Circular Buffer).	4-32
0x09—APSTHRESH (APS Threshold Control Register) (WAN Only)	4-33
0x14—RXK1 (Receive K1 Overhead Status Register) (WAN Only)	4-33
0x15—RXK2 (Receive K2 Overhead Status Register) (WAN Only)	4-34
0x16—RXS1 (Receive S1 Overhead Status Register) (WAN Only)	4-34
0x18—RXC2 (Receive C2 Overhead Status Register)	4-35
0x19—RXG1 (Receive G1 Overhead Status Register)	4-35
4.7 Status and Interrupt Registers	4-36
0x34—ENSUMINT (Summary Interrupt Mask Control Register)	4-36
0x35—ENSEC (Receive Section Interrupt Mask Control Register)	4-37
0x36—ENLIN (Receive Line Interrupt Mask Control Register)	4-37
0x37—ENPTH (Receive Path Interrupt Mask Control Register)	4-38
0x3A—ENAPS (APS Interrupt Mask Control Register) (WAN Only)	4-38
0x38—ENCELLT (Transmit Cell Interrupt Mask Control Register)	4-39
0x39—ENCELLR (Receive Cell Interrupt Mask Control Register)	4-40
0x3C—SUMINT (Summary Interrupt Indication Status Register)	4-41
0x3D—SECINT (Receive Section Interrupt Indication Status Register)	4-42
0x3E—LININT (Receive Line Interrupt Indication Status Register)	4-42
0x3F—PTHINT (Receive Path Interrupt Indication Status Register)	4-43
0x42—APSINT (APS Interrupt Indication Status Register) (WAN Only)	4-43
0x40—TXCELLINT (Transmit Cell Interrupt Indication Status Register)	4-44
0x41—RXCELLINT (Receive Cell Interrupt Indication Status Register)	4-44
0x45—RXSEC (Receive Section Overhead Status Register)	4-45
0x46—RXLIN (Receive Line Overhead Status Register)	4-45
0x47—RXPTH (Receive Path Overhead Status Register)	4-46
0x4A—RXAPS (Receive APS Status Register) (WAN Only)	4-46
0x48—TXCELL (Transmit Cell Status Register)	4-47
0x49—RXCELL (Receive Cell Status Register)	4-47
4.8 Counters	4-48
0x4C—LOCDCNT (LOCD Event Counter)	4-48
0x4D—CORRCNT (Corrected HEC Error Counter)	4-48
0x4E—UNCCNT (Uncorrected HEC Error Counter)	4-49

0x4F—OOFCNT (OOF Event Counter)	4-49
0x50—B2CNTL (Line BIP Error Counter [Low Byte])	4-50
0x51—B2CNTM (Line BIP Error Counter [Mid Byte])	4-50
0x52—B2CNTH (Line BIP Error Counter [High Byte])	4-51
0x54—B1CNTL (Section BIP Error Counter [Low Byte])	4-51
0x55—B1CNTH (Section BIP Error Counter [High Byte])	4-52
0x56—B3CNTL (Path BIP Error Counter [Low Byte])	4-52
0x57—B3CNTH (Path BIP Error Counter [High Byte])	4-53
0x58—LFCNTL (Line FEBE Error Counter [Low Byte])	4-53
0x59—LFCNTM (Line FEBE Error Counter [Mid Byte])	4-54
0x5A—LFCNTH (Line FEBE Error Counter [High Byte])	4-54
0x5C—PFCNTL (Path FEBE Error Counter [Low Byte])	4-55
0x5D—PFCNTH (Path FEBE Error Counter [High Byte])	4-55
0x5E—NONCNIL (Non-Matching Cell Counter [Low Byte])	4-56
0x5F—NONCNTH (Non-Matching Cell Counter [High Byte])	4-56
UX60—IXCNIL (Iransmitted Cell Counter [Low Byte])	4-57
0x61—TXCNTM (Transmitted Cell Counter [Mid Byte])	4-57
0x64 PXCNTH (Industrinued Cell Counter [Low Pyte])	4-30
0x65 PYCNTM (Pacaived Cell Counter [Mid Byte])	4-30
0x66—RXCNTH (Received Cell Counter [High Byte])	
5.0 Electrical and Mechanical Specifications	5-1
5.1 Timing Specifications	5-1
5.1.1 Microprocessor Interface Timing	5-5
5.1.2 Transmit UTOPIA Interface Timing	5-11
5.1.3 Receive UTOPIA Interface Timing	5-13
5.1.4 JTAG Interface Timing	5-15
5.1.5 One-second Interface Timing	5-16
5.2 Absolute Maximum Ratings	. 5-17
5.3 DC Characteristics.	. 5-18
5.3.1 PECL - Input	5-19
5.3.2 PECL - Output	5-19
5.4 Mechanical Drawing	. 5-20
Appendix A : RS8252/3 Dual PHY Device	A-1
Δ 1 RS8252/3 Pinout and Pin Descriptions	Δ_1
A 2 RS8252/3 Register Man	A-15
A 2 DS0252/2 Electrical and Machanical Description	Λ 1/
	. A-10
A.3.1 KS8252/3 Wechanical Drawing	. A-1/
Appendix B : RS8254/5 Quad PHY Device	B-1
B.1 RS8254/5 Pinout and Pin Descriptions	B-1

B.3 RS8254/5 Electrical and Mechanical Description B-16 B.3.1 RS8254/5 Mechanical Drawing B-16
Appendix C : RS8250 PHY Device C-1
C.1 RS8250 Pinout and Pin Descriptions C-1
C.2 RS8250 Electrical and Mechanical Description C-15 C.2.1 RS8250 Mechanical Drawing C-16
Appendix D : Related Standards D-1
Appendix E : Register Summary E-1

List of Figures

Elguro 1 1	DS92Ex Connected to a SAD (DS9224/E) 1.2
Figure 1-1.	RS825X CONNECTED TO A SAR (RS8234/5)
Figure 1-2.	RS825X LOUIC Diagram
Figure 1-3.	RS8251 Pinoul Diagram
Figure 1-4.	
Figure 2-1.	RS825x Transmitter Block Diagram
Figure 2-2.	RS825x Receiver Block Diagram
Figure 2-3.	Single-ended PECL Diagram
Figure 2-4.	Bellcore GR-253-CORE Jitter Specifications 2-6
Figure 2-5.	STS-3c/STM-1 Basic Frame
Figure 2-6.	STS-3c/STM-1 Frame Timing
Figure 2-7.	Switch Initiation Time Graph
Figure 2-8.	Cell Delineation Process
Figure 2-9.	Header Error Check Process 2-24
Figure 2-10.	Data Link Receive Timing Diagram 2-28
Figure 2-11.	Interrupt Indication Flow Chart 2-36
Figure 2-12.	Interrupt Indication Diagram 2-37
Figure 2-13.	Near-end Line Loopback Diagram
Figure 2-14.	UTOPIA Loopback Diagram
Figure 2-15.	Source Loopback Diagram
Figure 3-1.	RS8251 and SAR (RS8234/5) Application Diagram
Figure 3-2.	RS825x to 3.3 V PMD Diagram
Figure 3-3.	RS825x to 5 V PMD Inputs Diagram
Figure 3-4.	RS825x to 5 V PMD Outputs Diagram
Figure 3-5.	PECL Layout Diagram (3.3 V Inputs)
Figure 5-1.	Input Waveform
Figure 5-2.	Output Waveform
Figure 5-3.	Synchronous Mode, Read Timing Diagram
Figure 5-4.	Synchronous Mode, Write Timing Diagram
Figure 5-5.	Asynchronous Mode, Read Timing (High-performance Access Time)
Figure 5-6.	Asynchronous Mode, Write Timing (High-performance Access Time)
Figure 5-7.	Asynchronous Mode, Read Timing Diagram (Low-power Access Time)
Figure 5-8.	Asynchronous Mode, Write Timing Diagram (Low-power Access Time)
- Figure 5-9.	Transmit UTOPIA Interface Timing Diagram

Figure 5-10.	Receive UTOPIA Interface Timing Diagram	3
Figure 5-11.	JTAG Timing Diagram	5
Figure 5-12.	One-second Timing Diagram	6
Figure 5-13.	RS8251 Mechanical Drawing	21
Figure A-1.	RS8252/3 Pinout Diagram (top view, left side) A-	-2
Figure A-3.	256-Pin Ball Gate Array Package (BGA), for RS8252/3 A-1	17
Figure B-1.	RS8254/5 Pinout Diagram (top view, left side) B-	-2
Figure B-2.	RS8254/5 Pinout Diagram (top view, right side) B-	-3
Figure B-3.	256-Pin Ball Gate Array Package (BGA) for the RS8254/5 B-1	17
Figure C-1.	RS8250 Pinout Diagram (top view, left side)	-2
Figure C-2.	156-Pin Ball Gate Array (BGA) Package – Top and Side Views C-1	16
Figure C-3.	156-Pin Ball Gate Array (BGA) Package – Bottom View	17
Figure E-1.	Register Summary E-	-2

List of Tables

Table 1-1	RS8251 Pin Definitions	1-6
Table 2-1	Single-ended PECL Table	2-3
Table 2-2	PFCI Input Logic Table	
Table 2-3.	PECL Output Logic Table	
Table 2-4.	SONET Overhead Byte Definitions and Values	
Table 2-5.	Section Overhead Transmit and Receive Functions	
Table 2-6.	Line Overhead Transmit and Receive Functions.	2-13
Table 2-7.	H1, H2, and H3 Functions	
Table 2-8.	SF/SD Threshold Table	
Table 2-9.	S1 Byte Description	
Table 2-10.	Path Overhead Transmit and Receive Functions	2-18
Table 2-11.	Transmitted RDI-P Values	
Table 2-12.	Receiver RDI-P Interpretation	
Table 2-13.	Cell Screening—Matching	
Table 2-14.	Cell Screening—Accept/Reject Cell	
Table 2-15.	LStatOut Configuration	
Table 2-16.	Cell Format for 8-bit Mode.	
Table 2-17.	Cell Format for 16-bit Mode.	
Table 4-1.	Control and Status Registers	4-1
Table 5-1.	Timing Diagram Nomenclature	5-2
Table 5-2.	Synchronous Mode, Read Timing Table	5-6
Table 5-3.	Synchronous Mode, Write Timing Table	5-7
Table 5-4.	Asynchronous Mode, Read Timing Table (High-performance Access Time)	5-9
Table 5-5.	Asynchronous Mode, Write Timing Table (High-performance Access Time)	5-9
Table 5-6.	Asynchronous Mode, Read Timing Table (Low-power Access Time)	5-10
Table 5-7.	Asynchronous Mode, Write Timing Table (Low-power Access Time)	5-11
Table 5-8.	Transmit UTOPIA Interface Timing Table	5-12
Table 5-9.	Receive UTOPIA Interface Timing Table.	5-14
Table 5-10.	JTAG Timing Table	5-15
Table 5-11.	One-second Timing Table	5-16
Table 5-12.	Absolute Maximum Ratings	5-17
Table 5-13.	DC Characteristics	5-18
Table 5-14.	PECL-Input DC Characteristics	5-19

Table 5-15.	PECL-Output DC Characteristics	5-19
Table A-2.	Multi-PHY Addressing	A-15
Table B-1.	RS8254/5 Pin Definitions	. B-4
Table B-2.	Multi-PHY Addressing	B-15
Table C-1.	RS8250 Pin Definitions	. C-3

1.0 Product Description

The RS825x ATM Physical Layer Interface (PHY) device is a transmitter/receiver, which performs the Transmission Convergence (TC) sublayer function of converting SONET/SDH frames to ATM cells and vice versa.

The RS825x family consists of 6 devices in two categories, WAN and LAN, as displayed in Table 1-1.

Table 1-1.	The	RS825x	Family
------------	-----	--------	--------

Number of Ports	WAN Device No.	LAN Device No.
One Port	RS8250	RS8251
Two Ports	RS8252	RS8253
Four Ports	RS8254	RS8255

The difference between the WAN and LAN versions of the RS825x is that the RS8250/2/4 WAN version includes an enhanced performance feature set as follows:

- The integral PLL/clock and data recovery circuit meets the jitter tolerance, jitter transfer, and jitter generation specification of Bellcore GR.253-CORE
- 2. Automatic Protection Switching (APS) is supported through access of the K1 and K2 overhead octets
- **3.** Programmable signal degrade/signal fail BER threshold monitoring with automatic detection and clearing
- 4. Extended SONET overhead processing with access to data link D1-D3 and D4-D12 octets for messaging to an optional serial communication controller
- 5. Access to the S1 overhead status byte for transporting synchronization status messages

The name RS825x in this document refers to the entire family of RS825x devices. Specific device numbers are used when features do not apply to all of the devices in the family. Information concerning the RS8252/3 dual devices can be found in Appendix A, the RS8254/5 quad devices in Appendix B, and the RS8250 single WAN device in Appendix C.

This chapter provides an overview of the RS825x, including its primary features and applications. A logic diagram, package pinouts, and pin descriptions are also presented. A block diagram is included to show the data flow in the device.

1.1 RS825x Features

The RS825x, operating at up to 155 Mbps (duplex), provides a single-access ATM service termination for User-to-Network Interfacing (UNI) and Network-to-Network Interfacing (NNI) in conformance with the ATM Forum UNI Specification 94/0317, ITU Recommendation I.432, and other industry standards (see Appendix A for a list). This PHY device consists of several functional blocks: the SONET Framer, the ATM Cell Formatter, the UTOPIA Level 2 interface, and the microprocessor interface. Together these blocks and the clock recovery block provide efficient conversion of SONET frames to ATM cells and vice versa.

The RS825x is implemented in 0.35 micron CMOS technology, which runs on 3.3 Volts. The RS8250 is packaged in a 156-pin Ball Grid Array (BGA); the RS8251, in a 128-pin Thin Quad Flat Pack (TQFP); and the RS8252-5, in a 256-pin BGA. This low-power device processes STS-3c/STM-1 data streams at 155 Mbps (duplex). The device also provides a Pseudo-Emitter Coupled Logic (PECL) interface for serial connection to a Physical Media Dependent (PMD) device. It has a synchronous 16-bit wide, four-cell deep FIFO buffer. An 8-bit microprocessor bus interface is used for configuration, status, and control of the device. Furthermore, the RS825x's output control signals can be set up to drive Light Emitting Diodes (LEDs) for monitoring of data and alarm activity.

The RS825x descrambles received data, then uses the payload pointer (H1, H2) to locate and retrieve the SONET payload envelope. It also processes section, line, and path overhead. ATM cells are extracted from the payload envelope according to the ATM cell delineation standards. The RS825x optionally performs payload descrambling, Header Error Checking (HEC) error detection and correction, and idle cell filtering. Error counts are kept at all levels for performance monitoring.

The RS825x generates a transmit payload pointer (H1, H2) and framing bytes (A1, A2). The device also performs HEC generation and idle cell insertion, as well as ATM cell payload scrambling. The RS825x synthesizes the 155.52 MHz transmit clock from a 19.44 MHz, 8 kHz frequency reference, or can use the clock from the internal clock recovery circuit.

When necessary, the RS825x inserts line and path alarm signals and Remote Defect Indications (RDIs). It also inserts path and line BIP-8 codes and Far End Block Error (FEBE) indications to allow performance monitoring at the far end. Additionally, all-zeros data can be inserted for diagnostic purposes.

1.2 Applications Overview

1.2 Applications Overview

The RS825x can be used in a number of applications including:

- ATM LANs over optical fibers
- Workstations and PC Network Interface Cards (NICs)
- LAN switches and hubs
- SONET or SDH compliant ATM UNIs

The device is typically used in combination with a Segmentation and Reassembly (SAR) device, such as the RS8234 or RS8235 SAR, to provide framing along with segmentation and reassembly of ATM traffic. The device can be used in switch-to-switch links, as well as switch-to-terminal links. The RS825x connects to the SAR via the UTOPIA and microprocessor interfaces (see Figure 1-1). It can be either loop-timed or source-timed. The device can be configured and controlled through a generic microprocessor interface. For more information on applications for the RS825x, see Chapter 3.0.

Figure 1-1. RS825x Connected to a SAR (RS8234/5)



1.3 Logic Diagram

Figure 1-2 is a logic diagram of the RS825x's functional blocks. There are seven general purpose Clock and Control pins. The PMD interface consists of 12 pins. The Microprocessor interface consists of six clock and control inputs, an 8-bit data bus, and a 7-bit address bus. There are five JTAG pins and eight status pins. The UTOPIA interface consists of 26 transmit pins and 26 receive pins. There are 10 power and 13 ground pins. Pin descriptions are given in Table 1-2.

Figure 1-2. RS825x Logic Diagram



1.4 Pin Diagram and Definitions

1.4 Pin Diagram and Definitions

Figure 1-3 is a pinout diagram for the RS8251 ATM Transmitter/Receiver. It is a single CMOS integrated circuit packaged in a 128-pin TQFP. All unused input pins should be connected to ground. Unused outputs should be left unconnected.





Pin names and numbers are listed in Table 1-2. An asterisk (*) following a pin label indicates that the pin logic level is active low.

Table 1-2.	RS8251	Pin Definitions	(1 of 10)
------------	--------	-----------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	Reset*	Device Reset	32	TTL-H ⁽¹⁾	I	This pin is used to reset the device when asserted low.
	OneSecIn	One-Second Strobe	33	TTL	I	This input is used to latch device status, typically at 1-second intervals.
10	OneSecOut	One-Second Output	34	TTL	0	This pin is a 1-second count derived from the 8khzIn input (pin 37).
ock and Contro	TxFrameRef	Transmit Frame Clock	35	TTL	0	This pin can be either an 8 kHz output derived from the Transmit SDH frame or a 19.44 MHz output derived from the transmit clock, as selected by bit 1 of the TXSEC (0xOC) register.
CI	RxFrameRef	Receive Frame Clock	36	TTL	0	This pin can be either an 8 kHz output derived from the Receive SDH frame or a 19.44 MHz output derived from the recovered (receive) clock as selected by bit 1 of the RXSEC (0x45) register.
	8kHzIn	8 kHz Reference Clock Input	37	TTL-H	I	This pin is an 8 kHz clock input used to derive OneSecOut (pin 34). The 155.52 MHz transmit clock can be synthesized from this clock.
PMD Line Interface	LTxClkI-	Line Transmit Clock Input Negative Polarity	47	PECL	I	This pin allows use of an externally generated 155.52 MHz clock as selected by bits 3 and 4 in the CLKREC register (0x01). The external source must be accurate to 20 PPM.
	LTxClkI+	Line Transmit Clock Input Positive Polarity	48	PECL	I	This pin allows use of an externally generated 155.52 MHz clock as selected by bits 3 and 4 in the CLKREC register (0x01). The external source must be accurate to 20 PPM.
	LTxClkO-	Line Transmit Clock Output Negative Polarity	50	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLClk, 8kHzIn, Loop-timed, or LTxClkI+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.
	LTxClkO+	Line Transmit Clock Output Positive Polarity	51	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLClk, 8kHzIn, Loop-timed, or LTxClkI+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.

ATM Physical Interface Devices—ATM PHY

	Pin Label	Signal Name	No.	Туре	I/O	Description
	LTxData-	Line Transmit Output Negative Polarity	53	PECL	0	This pin transfers SDH-framed data from the RS825x to the PMD in differential serial NRZ format.
	LTxData+	Line Transmit Output Positive Polarity	54	PECL	0	This pin transfers SDH-framed data from the RS825x to the PMD in differential serial NRZ format.
	LRxClk-	Line Receive Clock Negative	61	PECL	Ι	This pin is the receive clock input used if internal clock recovery is bypassed.
ont.)	LRxClk+	Line Receive Clock Positive	62	PECL	Ι	This pin is the receive clock input used if internal clock recovery is bypassed.
PMD Line Interface (co	LRxData-	Line Receive Input Negative	58	PECL	Ι	This pin receives differential serial NRZ data from the PMD.
	LRxData+	Line Receive Input Positive	59	PECL	Ι	This pin receives differential serial NRZ data from the PMD.
	LSigDet	Line Signal Detection	57	TTL or PECL	I	This pin is high when the PMD is receiving a valid signal. Rockwell recommends that a comparator be used when interfacing to PMDs with PECL outputs in Rev. 13 or older devices.
	LPLLCIk	Line Phase Locked Loop Clock	44	TTL-H	I	This pin is a 19.44 MHz clock input. The transmit synthesizer (PLL) uses this clock to generate 155.52 MHz LTxClkO output when bits 3 and 4 of the CLKREC register (0x01) are set to "0." Note: The transmit synthesizer PLL and clock recovery PLL use this input as a reference clock regardless of the timing source selection.

Table 1-2. RS8251 Pin Definitions (2 of 10)

Table 1-2.	RS8251	Pin Definitions	(3 of 10)
------------	--------	-----------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MSyncMode	Microprocessor Synchronous/Asy nchronous Bus Mode Select	31	TTL	Ι	A logic "1" selects the synchronous bus mode compatible with Bt8230 and Bt8233. In this mode, the microprocessor pins are defined as follows: MClk (pin 30), MW/R* (pin 7), MAs* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20-28). A logic "0" selects the asynchronous SRAM-type bus mode. In this mode, the pins are defined as follows: MAcsSel (pin 30), MRd* (pin 7), MWr* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20-28).
Microprocessor Interface	MCIk, MAcsSel	Microprocessor Clock, Access Time Select	30	TTL-H	Ι	When MSyncMode is set to a logic "1," the MClk pin is a clock signal that samples the microprocessor interface pins (MCs*, MW/R*, MAs*, MAddr[6:0], MData[7:0]) on its rising edge. Additionally, the rising edge of MClk may cause the microprocessor interface output pins (MData[7:0], MInt*) to change states. When MSyncMode is set to a logic "0," the MAcsSel pin selects the asynchronous interface access time. A logic "0" selects a power-saving access mode (130 ns) while a logic "1" selects the high-performance access mode (80 ns).
	MCs*	Microprocessor Chip Select	8	TTL-H	I	When MCs* is set to a logic "0," the device is enabled for read and write accesses. When MCs* is set to a logic "1," the device will not respond to input signal transitions on MClk, MAcsSel; MW/R*,MRd*; or MAs*, MWr*. Additionally, when MCs* is set to a logic "1," the MData[7:0] pins are in a high-impedance state but the MInt* pin remains operational.
	MW/R*, MRd*	Microprocessor Write/Read, Read Control	7	TTL-H	I	When MSyncMode is set to a logic "1," this pin is a read/write control pin. In this mode, when MW/R* is set to a logic "1," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. Also in this mode, when MW/R* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins is read and its value placed on the MData[7:0] pins. Both read and write accesses assume the device is chip selected (MCs* = 0), the address is valid (MAs* = 0), and the device is not being reset (Reset* = 1). When MSyncMode is set to a logic "0," this pin is a read control pin. In this mode, when MRd* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins is read and its value placed on the MData[7:0] pins. The read access assumes the device is chip selected (MCs* = 0), a write access is not being requested (MWr* = 1), and the device is not being reset (Reset* = 1).

1.4 Pin Diagram and Definitions

Table 1-2. RS8251 Pin Definitions	(4 of	10)
-----------------------------------	-------	-----

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MAs*, MWr*	Microprocessor Address Strobe, Write Control	9	TTL-H	Ι	When MSyncMode is set to a logic "1," this pin is an address strobe pin. When the MAs* pin is set to a logic "0," it indicates a valid address, MAddr[6:0]. This signal is used to qualify read and write accesses. When MSyncMode is set to a logic "0," this pin is a write control pin. When MWr* is set to a logic "0," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. The write access assumes the device is chip selected (MCs* = 0), a read access is not being requested (MRd* = 1), and the device is not being reset (Reset* = 1).
	MAddr[6]	Microprocessor	12	TTL	l	These seven bits are an address input for
lt.)	MAddr[5]	Address Bus	13	TTL	Ι	identifying the register that will be accessed.
con	MAddr[4]		14	TTL		
rface	MAddr[3]		15	TTL	-	
r Inte	MAddr[2]		16	TTL		
esso	MAddr[1]		17	TTL	Ι	
oproc	MAddr[0]		18	TTL	Ι	
Micro	MData[7]	Microprocessor	20	TTL	I/O	These eight bits are a bidirectional data bus for
	MData[6]	Data Bus	21	TTL	I/O	transferring the read and write data.
	MData[5]		22	TTL	I/O	
	MData[4]		23	TTL	I/O	
	MData[3]		25	TTL	I/O	
	MData[2]		26	TTL	I/O	
	MData[1]		27	TTL	I/O	
	MData[0]		28	TTL	I/O	
	MInt*	Microprocessor Interrupt	6	TTL	0	When a logic "0" is read on this pin, the device needs servicing. It remains asserted until the pending interrupt is acknowledged. This pin is an open drain output for an external wired "OR" logic implementation.

	Pin Label	Signal Name	No.	Туре	I/O	Description
-1993)	TRST*	Test Reset	40	TTL	Ι	When this pin is asserted, the internal boundary-scan logic is reset. This pin has a pull-up resistor.
E 1149.1a	ТСК	Test Clock	39	TTL	I	This pin samples the value of TMS and TDI on its rising edge in order to control the boundary scan operations.
(see IEF	TMS	Test Mode Select	41	TTL	I	This pin controls the boundary-scan Test Access Port (TAP) controller operation.
JTAG	TDI	Test Data Input	42	TTL	I	This pin is the serial test data input.
'	TDO	Test Data Output	43	TTL	0	This pin is the serial test data output.

1.4 Pin Diagram and Definitions

Table 1-2. RS8251 Pin D	efinitions (6 of 10)
-------------------------	----------------------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	StatOut[7]	Status Outputs	126	TTL	0	This pin reflects either the value in bit 7 of the OUTSTAT register (0x02) or LOS, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial clock output (RS8250 only).
	StatOut[6]		127	TTL	0	This pin reflects either the value in bit 6 of the OUTSTAT register (0x02) or OOF, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial data output (RS8250 only).
	StatOut[5]		128	TTL	0	This pin reflects either the value in bit 5 of the OUTSTAT register (0x02) or LOP, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link indication output. This output will be high during the time that clock/data outputs contain pulses for D1-D3 octets. It will be low during the time that clock/data outputs contain pulses for D4-D12 octets.
Status	StatOut[4]		1	TTL	0	This pin reflects either the value in bit 4 of the OUTSTAT register (0x02) or AIS-L, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link serial clock output.
	StatOut[3]		2	TTL	0	This pin reflects either the value in bit 3 of the OUTSTAT register (0x02) or RDI-L, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link indication output. This output will be high during the time that clock/data inputs are expected for D1-D3 octets, and low for D4-D12.
	StatOut[2]		3	TTL	0	This pin reflects either the value in bit 2 of the OUTSTAT register (0x02) or AIS-P, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will output a pulse at the beginning of every cell slot time (both idle and data cells), synchronized to the UTOPIA transmit side.
	StatOut[1]		4	TTL	0	This pin reflects either the value in bit 1 of the OUTSTAT register (0x02) or RDI-P, as selected by bit 2 of the GEN register (0x00).
	StatOut[0]		5	TTL	0	This pin reflects either the value in bit 0 of the OUTSTAT register (0x02) or LOCD, as selected by bit 2 of the GEN register (0x00).

	Pin Label	Signal Name	No.	Туре	I/O	Description
Data Link	TxDL	Transmit Data Link Input	38	TTL	I	This pin is used to input serial data to the RS8250 for transmission over the D1-D3 and D4-D12 data link (RS8250 only). This pin must be connected to ground on the RS8251.
	UTxClk	UTOPIA Transmit Clock	92	TTL-H	Ι	The data transfer/interface clock is provided by the ATM layer to the PHY layer for synchronizing transfers on UTxData.
	UTxEnb*	UTOPIA Transmit Enable	91	TTL	Ι	The Enable data transfers signal is active low. It is asserted by the ATM layer during cycles when UTxData contains valid cell data.
	UTxAddr[0]	LSB	65	TTL	-	These pins are the address of the PHY device
	UTxAddr[1]		66	TTL	-	ATM to the multi-PHY layer to poll and select the
	UTxAddr[2]	UTOPIA Transmit	67	TTL	-	appropriate multi-PHY device. Each multi-PHY
	UTxAddr[3]	Address	68	TTL	Ι	indicates a null PHY port.
	UTxAddr[4]	MSB	69	TTL	Ι	
	UTxData[0]	UTOPIA Transmit	70	TTL	I	The Data bus is driven from the ATM layer to the
	UTxData[1]	Data	71	TTL	I	PHY. UTxData[15] is the MSB of the high octet and UTxData[7] is the MSB of the lower octet.
	UTxData[2]		72	TTL	I	
nsmi	UTxData[3]		73	TTL	I	
A Tra	UTxData[4]		74	TTL	I	
TOPI	UTxData[5]		77	TTL	I	
	UTxData[6]		78	TTL	I	
	UTxData[7]		79	TTL	I	
	UTxData[8]		80	TTL	I	
	UTxData[9]		81	TTL		
	UTxData[10]		82	TTL	I	
	UTxData[11]		83	TTL	I	
	UTxData[12]		84	TTL		
	UTxData[13]		85	TTL	I	
	UTxData[14]		86	TTL		
	UTxData[15]		87	TTL	Ι	
	UTxPrty	UTOPIA Transmit Parity Input	88	TTL	Ι	The Transmit Data bus checks for odd parity over UTxData [7:0] coming from the ATM layer. In 16-bit mode, it checks for odd parity over UTxData[15:0].

1.4 Pin Diagram and Definitions

Table 1-2.	RS8251	Pin Definitions	(8 of 10)
------------	--------	-----------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	UTxSOC	UTOPIA Transmit Start of Cell	90	TTL	Ι	The Start of Cell signal is active high. It is asserted by the ATM layer during cycles when UTxData contains the first valid byte of the cell.
UTOPIA Transmit (cont.)	UTxCIAv	UTOPIA Transmit Cell Available	89	TTL	0	This signal indicates FIFO full or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that a maximum of four more transmit data writes will be accepted. For cell-level flow control in a multi-PHY envi- ronment, UTxCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the UTxAddr lines. The polled multi-PHY device asserts UTxCIAv high to indicate it can accept the transfer of a complete cell, otherwise it deasserts the signal. ⁽²⁾
TOPIA Receive	URxClk	UTOPIA Receive Clock	95	TTL-H	I	The data transfer/interface clock is provided by the ATM layer to the PHY layer for synchronizing transfers on URxData.
	URxEnb*	UTOPIA Receive Enable	97	TTL	I	The Enable receive data signal is active low. It is asserted by the ATM layer to indicate that URxData and URxSOC will be sampled at the end of the next cycle. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted.
-	URxAddr[0]	UTOPIA Receive	121	TTL	I	This is the address of the PHY device being
	URxAddr[1]	Audress	122	TTL		multi-PHY layer to poll and select the appropriate
	URxAddr[2]		123	TTL	Ι	multi-PHY device. URxAddr [4] is the MSB. Each multi-PHY device must maintain its address.
	URxAddr[3]		124	TTL	Ι	Address 31 indicates a null PHY port.
	URxAddr[4]		125	TTL	Ι	

Table 1-2.	RS8251	Pin Definitions	(9 of 10)
------------	--------	-----------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	URxData[0]	UTOPIA Receive	99	TTL	0	The Data bus is driven from the ATM layer to the
	URxData[1]	Data Bus	100	TTL	0	PHY layer. URxData[15] is the MSB of the high octet and URxData[7] is the MSB of the lower
	URxData[2]		101	TTL	0	octet. To support multiple PHY configurations,
	URxData[3]		103	TTL	0	which is enabled only when URxEnb* is asserted.
	URxData[4]		104	TTL	0	
	RxData[5]		105	TTL	0	
	URxData[6]		106	TTL	0	
	URxData[7]		108	TTL	0	
cont.)	URxData[8]		109	TTL	0	
	URxData[9]		110	TTL	0	
	URxData[10]		111	TTL	0	
	URxData[11]		112	TTL	0	
eive	URxData[12]		115	TTL O		
Rec	URxData[13]		116	TTL	0	
OPIA	URxData[14]		117 TTL O			
UT	URxData[15]		118	TTL	0	
	URxPrty	UTOPIA Receive Parity	119	TTL	0	The Data bus parity is odd parity for URxData[7:0], driven by the PHY layer. In 16-bit mode, this is the odd parity bit over URxData[15:0]. To support multiple PHY configurations, URxPrty can be placed in a high-impedance state which is enabled only in cycles following those with URxEnb* asserted. ⁽²⁾
	URxSOC	UTOPIA Receive Start of Cell	98	TTL	0	The Start of Cell signal is active high. It is asserted by the PHY layer when URxData contains the first valid byte of the cell. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted. ⁽²⁾

1.4 Pin Diagram and Definitions

Table 1-2. RS8251 Pin Definitions ((10 of 10)
-------------------------------------	------------

	Pin Label	Signal Name	No.	Туре	I/O	Description
UTOPIA Receive (cont.)	URxCIAv	UTOPIA Receive Cell Available	96	TTL	0	This signal indicates FIFO empty or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that in the current cycle there is no valid data for delivery to the ATM layer. For cell-level flow control in a multi-PHY envi- ronment, URxCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the URxAddr lines. The polled multi-PHY device asserts URxCIAv high to indicate it has a complete cell available for transfer to the ATM layer, other- wise it deasserts the signal. ⁽²⁾
	PWR	Supply Voltage	10 24 45 52 75 94 107 114	_		These pins are power supply connections.
	Analog PWR	Analog Supply Voltage	56	-	-	This pin is an analog power supply connection.
Supply Voltage	GND	Ground	11 19 29 46 49 60 63 76 93 102 113 120	_		These pins are ground connections.
	Analog GND	Analog Ground	55	-	-	This pin is an analog ground connection.
	V _{GG}	Electrostatic Discharge (ESD) Supply Voltage	64	_	-	This pin is an ESD supply connection. If using this device in a system with 5 V logic, this pin must be connected to 5 V. If using in a 3.3 V system only, leave this pin unconnected.

Notes: (1)TTL-H indicates that the pin has hysteresis.

(2) RS825x defaults to UTOPIA Level 2 when reset causing the TxCIAv, RxCIAv, RxSOC, and RxPrty signals to be in high-impedance state. This may cause initialization problems for ATM layer UTOPIA Level 1 devices. Therefore, it is recommended that pulldown resistors be used for these devices.

1.5 Block Diagram and Descriptions

Figure 1-4 is a detailed block diagram of the RS825x. When traffic is transmitted from the host system, octet-wide or 16-bit data enters the RS825x via the UTOPIA port. The host data is assembled into ATM cells and then formatted for serial-line transmission by the SONET line framer.

In the receive direction, serial network data is framed to octets by the SONET line framer and passed to the ATM cell processing block. Octet data is then aligned into ATM cells, checked, and sent to the UTOPIA port.

The line framer block connects to external interfaces for line reception and transmission. Also included are overhead interfaces, data links, and event counters.

The HEC ATM cell alignment block accepts octet data from the line framer block. It generates cells for transmission and validates received cells. Included are HEC generators and detectors, data scramblers and counters.

The UTOPIA interface communicates with the next layer of ATM processing. It controls transmit priority and rate, and has counters for events and errors.



Figure 1-4. RS825x Detailed Block Diagram

2.0 Functional Description

This chapter describes the RS825x architecture and functional blocks. Figure 2-1 shows the RS825x's transmit signal path. The RS825x calculates the HEC for incoming ATM cells from the UTOPIA interface and inserts it into the fifth octet of each cell. The result is formatted into SONET frames and converted to serial data. One of four clock sources is used to synchronize the outgoing data stream over the PECL interface.

Figure 2-1. RS825x Transmitter Block Diagram



2.1 Line Interface

Figure 2-2 shows the RS825x's receive signal path. The RS825x recovers the clock from the incoming data stream. The serial data stream is converted to parallel and passed to the framer block where overhead bytes are extracted. HEC alignment is performed to recover the Start of Cell boundary. The cells are then output over the UTOPIA bus to the ATM layer device.





2.1 Line Interface

The RS825x communicates with the external network through its line interface, which can connect to either Category (Cat) 5 UTP (Unshielded Twisted Pair) or fiber optic cable. The PHY performs clock recovery via an onboard PLL circuit, which requires no external components. The actual modulation is controlled by a Physical Media Dependent (PMD) device connected to the RS825x via this ATM Forum-compliant WIRE (Workable Interface Requirements Example) interface. The line interface consists of two types of logic, Transistor Transistor Logic (TTL) and Pseudo-Emitter Coupled Logic (PECL).

2.1.1 TTL/PECL Interface

The LSigDet pin on the RS825x line interface can be driven by TTL or PECL drivers. The RS825x can be connected directly to a TTL interface without external components. When using a single-ended PECL interface, the input signal must be centered around V_{sref} as shown in Table 2-1.

NOTE: For RS825x Revision 14 and later, LSigDet is compatible with single-ended PECL devices.

2.1 Line Interface

Symbol	Parameter	Minimum	Typical	Maximum
V _{sref}	Mid-point	Vdd - 1.26	Vdd - 1.25	Vdd - 1.24
V _{ih}		V _{sref} + 60 mV		
V _{il}				V _{sref} + 60 mV
l _{ih}				10 µA
l _{il}		-10 μA		

Table 2-1. Single-Ended PECL Table

A typical PMD/PECL interface is shown in Figure 2-3. This block diagram assumes a 3.3 V PMD. Resistors R1 and R2 are used set the low-level input voltage, V_{il} , going to the RS825x. The values shown set V_{il} at 1.65 V, which is well below the minimum required by the RS825x. If an external driver/buffer is used, it must provide a current return path to Vdd to reduce noise issues.

Figure 2-3. Single-Ended PECL Diagram



2.1.2 PECL Interface

A PECL device requires the same voltage differential on the inputs as an Emitter Coupled Logic (ECL) device. The PECL device is referenced to a positive source, which is generally 3.3 V or 5.0 V. Use caution when interfacing components that use different V_{cc} levels.

The RS825x has five pairs of differential PECL pins: LTxClkI+/-,

LTxClkO+/-, LRxClk+/-, LTxDat+/-, and LRxDat+/-. These pins are described in Table 1-2. All inputs and outputs include a positive pin and a negative pin. The voltage difference between the two pins determines the logic value under normal operating conditions (see Section 4.0). The input logic for this PECL interface is shown in Table 2-2.

2.2 Clock Circuits

ATM Physical Interface Devices—ATM PHY

Table 2-2.	PECL	Input L	oaic	Table

Input +	Input -	Internal Logic Level
0	0	Invalid
0	1	0
1	0	1
1	1	Invalid

The output logic table for this PECL interface is shown in Table 2-3.

Table 2-3. PECL Output Logic Table

Internal Logic Level	Output +	Output -
0	High Z	1
1	1	High Z

This high-impedance output condition necessitates the use of a pull-down resistor for setting the proper output voltages. Details for selecting the resistor are given in Chapter 3.0.

2.2 Clock Circuits

The clock circuit has a receiver section and a transmit section. The transmit section synthesizes the 155.52 MHz clock used for transmitting data. One of four clock sources can be selected by bits 3 and 4 of the CLKREC register (0x01).

- By default, this clock is synthesized from the 19.44 MHz LPLLClk reference input pin (pin 44).
- The clock can be phase-locked to an 8 kHz clock input. This is useful for synchronizing the device with Building Integrated Timing Supply clocks (BITS).
- If a 155.52 MHz clock is provided on pins 47 and 48, it can be used directly as the transmit clock (bypassing synthesis altogether). The external clock must be accurate to within 20 ppm of 155.52 MHz.
- The clock can be synthesized from the received data via the receiver section.

The receiver section uses an internal Phase Locked Loop to recover the clock from the incoming NRZ data stream. The clock recovery circuit requires the 19.44 MHz clock from pin 44. When no NRZ data is present or when the signal detect input (LSigDet, pin 57) is low, indicating that the signal has been lost by the optical transceiver, the receive clock recovery circuit will free-run at a nominal 155.52 MHz so that there is always a receive clock present for the receive data path and the transmit path for loop-timed applications.

2.3 Serial-Parallel Conversion

This clock meets jitter tolerance and jitter transfer specifications according to Bellcore GR-253 (see Figure 2-4). Jitter tolerance is defined as how much jitter the receiver can tolerate and still extract the correct data from the incoming signal. Jitter transfer is the maximum amount of jitter that any device is allowed to add to the data stream.





2.2.1 Loss of Lock

Loss of Lock (LOL) status indicates that the receive PLL has lost synchronization. When LOL occurs, bit 6 of the SECINT register (0x3D) will be asserted if it has been enabled by bit 6 of the ENSEC register (0x35). LOL also appears in bit 6 of the RXSEC register (0x45).

2.3 Serial-Parallel Conversion

The RS825x performs the serial/parallel conversions needed between the SONET/SDH block and the PMD. Serial data from the clock recovery block is converted to 8-bit parallel data by determining octet boundaries based on the A1, A2 bytes (see Section 2.4.2.1). It can then be processed by the SONET/SDH block. After cell processing and SONET framing, 8-bit parallel outgoing data is converted to a bit-serial data stream for transmission by the PMD.
ATM Physical Interface Devices—ATM PHY

2.4 SONET/SDH Framer and Overhead Processor

Rockwell's RS825x SONET/SDH framer has an extensive SONET overhead processing section with external access for D1-D3 and D4-D12 Data Link message processing. The framer provides data transmission at a standard bit rate, frequency justification, pointer processing, and SONET frame delineation. The SONET Overhead processor provides frame synchronization, byte scrambling and descrambling, and byte multiplexing and demultiplexing.

The frame structure for STS-3c/STM-1 can be envisioned as a 270 column by nine row rectangle of bytes (octets) shown in Figure 2-5. The transmission of the block starts with the first row, working from left to right, then moves to the second row, left to right, and so on down to the byte in the bottom right-hand corner. Thus, the transport overhead octets are actually transmitted in nine groups of nine octets, equally spaced throughout the frame. Since there are 270 x 9 bytes, the data rate is 270 x 9 x 8(bits/bytes) x 8,000 frames/sec. (the frame period is 125 micro-seconds) = 155.52 Mbps.

Figure 2-5. STS-3c/STM-1 Basic Frame

v	.∣			Tra	nsport					Path	
	A1-1	A1-2	A1-3	A2-1	A2-2	A2-3	JO	Z0 ₁	Z0 ₂	J1	
Section	B1	0	0	0	0	0	0	0	0	В3	
	D1	0	0	D2	0	0	D3	0	0	C2	SPE
	H1-1	H1-2	H1-3	H2-1	H2-2	H2-3	H3-1	H3-2	H3-3	G1	PAYLOAD
	B2-1	B2-2	B2-3	K1	0	0	K2	0	0	0	
Line	D4	0	0	D5	0	0	D6	0	0	0	
	D7	0	0	D8	0	0	D9	0	0	0	
	D10	0	0	D11	0	0	D12	0	0	0	
	S1	0	0	0	0	M1	0	0	0	0	

Figure 2-6 provides a linear representation of STS-3c/STM-1 framing. This framing is similar to T1 framing except that SONET delineates the frame with a block of octets, A1 and A2, instead of just one bit. There is payload data in the areas between overhead blocks. In STS-3c, the payload is called the Synchronous

2.4 SONET/SDH Framer and Overhead Processor

Payload Envelope (SPE). In SDH, the payload is called Virtual Container 4 (VC4). This document uses SPE to refer to the payload in either format.





The SONET Framer block recovers the A1/A2 framing location from octet-delineated data provided by the clock recovery front-end. This block also performs the pointer processing and generates row and byte counts to identify locations within the frame to downstream blocks such as the SONET overhead processor. The SONET Framer block interfaces directly with the SONET Overhead block and provides status bits to the SONET overhead processor for presentation in status registers. The SONET Overhead block uses defined overhead bytes in an STS-3c/STM-1 frame for Performance Monitoring, Fault Management, and Facility Testing. The SONET Overhead bytes used in the RS825x are listed in the Table 2-4.

 Table 2-4.
 SONET Overhead Byte Definitions and Values

Layer	Byte	Function	Value
	A1	Framing	F6 _h
	A2	Framing	28 _h
Section	JO	Section Trace	01 _h or 64-byte Section Trace Message
	ZO ₁ ZO ₂	Section Growth "National Bytes"	02 _h 03 _h
	B1	Section Error Monitoring	BIP-8
	D1, D2, D3	Data Link Channel (WAN Only)	

ATM Physical Interface Devices—ATM PHY

Layer	Byte	Function	Value	
	H1, H2, H3	Pointer/Concatenation Indicator Path AIS	See Table 2-7	
	B2-1, B2-2, B2-3	Line Error Monitoring	BIP-24	
Line	K1, K2 (Bits 1-5)	APS Channel (WAN Only)	0000 _h (Default)	
	K2 (Bits 6-8)	No alarm Line AIS Line RDI (WAN only)	0 _h (default) 7 _h 6 _h	
	D4-D12	Data Link Channel (WAN Only)	—	
	S1	Synchronization Status (WAN Only)	Programmable	
	M1	Line FEBE	B2 Error Count	
	J1	Path Trace	00 _h or 64-byte Path Trace Message	
	B3	Path Error Monitoring	BIP-8	
Path	C2	Path Signal Label: ATM Path Signal Label: Equipped Nonspecific Path Signal Label: Unequipped User Defined For Non-ATM Applications	13 _h (Default) 01 _h 00 _h xx	
	G1 (bits 1-4)	Path FEBE	B3 Error Count	
	G1 (bits 5-7) No Alarm Path RDI Alarms		0 _h (Default) 2 _h , 5 _h , 6 _h	

Table 2-4. SONET Overhead Byte Defir	nitions and Values
--------------------------------------	--------------------

2.4.1 Loss of Signal

The scrambled STS-3c/STM-1 data is monitored for the absence of ones. When 1620 consecutive octets (6 SONET rows) of zeros are detected, LOS is declared. LOS is cleared when two valid framing words (A1/A2) are received with no intervening LOS detection. The LOS condition is reflected in register RXSEC (0x45) bit 5. In addition, StatOut[7] (pin 126) is asserted if Status Output Pin Mode, bit 2 of the GEN register (0x00), is enabled.

2.4.2 Section Overhead

The Section Overhead handles the transport of the STS-3c/STM-1 frame across the physical medium and section-level communications. Its functions are framing and scrambling on the transmit side, and section error monitoring on the receive side. The transmit and receive functions of the Section Overhead bytes are shown in the table below.

ATM Physical Interface Devices—ATM PHY

Byte	Transmit	Receive
A1/A2	F6/28 Hex Or Disable 00	Monitor Out Of Frame State Machine
B1	Calculated, Error Insertion Option	CheckeD, Errors Counted
D1, D2, D3 (WAN Only)	00 Hex Or External Serial Access	External Serial Access
JO	01 Hex or 64-byte Trace Buffer	Monitor Rx Trace Buffer, Interrupt on Change
Z0 ₁ , Z0 ₂	02, 03 Hex	Not Checked

smit and Receive Functions

2.4.2.1 A1, A2 The STS-3c/STM-1 framing bytes, A1 and A2, are used to determine OOF status. When these octets match the framing pattern, the status is "in-frame." When there are four consecutive frames with one or more framing pattern errors, OOF is declared. This condition asserts StatOut[6] (pin 127) and is reflected in register RXSEC (0x45) bit 4. The transmit A1/A2 bytes can be disabled by writing bit 4 in the TXSEC (0x0C) register to 1. A1 can be inverted by writing bit 7 in the ERRINS (0x06) register to 1. One valid A1/A2 frame clears OOF status.

2.4.2.2 Loss of Frame A Loss of Frame (LOF) condition is declared when Out-of-Frame (OOF) status exists for 24 consecutive frames. This condition is cleared when OOF status is cleared. LOF is reflected in register RXSEC (0x45) bit 3.

- 2.4.2.3 B1 The Section Bit Interleaved Parity (BIP)-8 byte, B1, is allocated for section layer error monitoring. This byte contains a BIP-8 code using even parity. The code is calculated using all the bits of the previous STS-3c/STM-1 frame after scrambling. Each piece of section terminating equipment calculates the B1 byte of the current STS-3c/STM-1 frame and compares it with the B1 byte received from the next STS-3c/STM-1 frame. If the B1 bytes match, there is no error. If the B1 bytes do not match, then the alarm indicator is set. The B1 bytes of the rest of the STS-3c/STM-1 frame are not defined. As many as 64k bit errors per second can be detected. These section level bit errors are gathered in a 16-bit counter (registers B1CNTL [0x54] and B1CNTH [0x55]). The counter is latched so that it can continue to count while the latch is being read. This prevents the loss of any error counts.
- **2.4.2.4 D1-D3** See Section 2.6 (WAN only).

2.4.2.5 J0 The Section Trace byte, J0, is connected to a circular 64-byte buffer, carrying the Section Trace message, which allows section elements to track a continuous connection. This buffer overwrites when full. This message is user programmable but generally is an 8-bit ASCII CLLITM code padded with ASCII NULL characters and terminated with CR and LF characters making up 64 bytes total. If Section Trace is enabled, the user is required to enter a message or the current contents of the transmit buffer will be transmitted. If J0 is disabled, then 64 zeros are transmitted. J0 can be disabled via register TXSEC (0x0C), bit 5. The J0 transmit buffer is located in register TXSECBUF (0x68). The J0 receive buffer is RXSECBUF (0x6A). If the incoming message differs from the data stored in the

receive buffer from the previous message received, an interrupt will appear in register SECINT (0x3D) bit 1.

2.4.2.6 Z0 The Section Growth bytes, ZO_1 and ZO_2 , are set to defaults of 02 and 03, respectively.

2.4.3 Line Overhead

The Line Overhead handles the transport of path-level payloads across the physical medium. This layer of the overhead provides synchronization and multiplexing functions for the Line layer. These functions include maintenance and line protection. The Section Overhead must be terminated before the Line Overhead can be accessed. The transmit and receive functions of the Line Overhead are shown in the table below.

Table 2-6. Line Overhead Transmit and Receive Functions

Byte	Transmit	Receive
H1/H2	620A/93FF Hex Pointer	Full GR.253 Pointer Processor
H3	00 Hex	Used in Pointer Processor
B2	Calculated, Error Insertion	Checked, Errors Counted
K1/K2 (WAN Only)	InsertablE Via Register	Checked, Interrupt on Change
D4-12 (WAN Only)	00 Hex or External Serial Access	ExternaL Serial Access
S1 (WAN Only)	Insertable Via Register	Checked, Interrupt on Change
M1	Line FEBE Inserted	Checked, Errors Counted

^{2.4.3.1} H1, H2, and H3 Three bytes—H1, H2, and H3—in the STS-3c/STM-1 frame are fixed on the transmit side to locate path overhead byte J1 immediately after the Z0₂ byte of the Section Overhead. The receive side performs all processing according to GR-253. The functions of H1, H2, and H3 are detailed in Table 2-7.

Table 2-7. H1, H2, and H3 Functions

Overhead Byte	STS-3c Value (in Hex)	STM-1 Value (in Hex)	Error Conditions
H1-1 Transmit	62	6A	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D). 33 hex is inserted for invalid pointer via control bit DisPntr (bit 6) in the TXLIN register (0x0D).
H1-2 Transmit	93	93	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).
H1-3 Transmit	93	93	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).

2.4 SONET/SDH Framer and Overhead Processor

Overhead Byte	STS-3c Value (in Hex)	STM-1 Value (in Hex)	Error Conditions	
H2-1 Transmit	OA	0A	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D). 33 is inserted for invalid pointer via control bit DisPntr (bit 6) in the TXLIN register (0x0D).	
H2-2 Transmit	FF	FF	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H2-3 Transmit	FF	FF	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H3-1 Transmit	00	00	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H3-2 Transmit	00	00	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H3-3 Transmit	00	00	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	

Table 2-7. H1, H2, and H3 Functions

2.4.3.2 Loss of Pointer	A Loss of Pointer (LOP) condition is declared when eight frames of invalid H1, H2 octets are detected. This condition is cleared when three valid H1, H2 pointer frames occur. LOP is described in register RXLIN (0x46) bit 7.
2.4.3.3 B2-1, B2-2, and B2-3	The Line BIP-8 bytes; B2-1, B2-2, and B2-3; are used for line error monitoring. Similar to the B1 byte in the Section Overhead, B2 also uses Bit Interleaved Parity (BIP-8) code with even parity. It contains the result from the calculation of all the bits of the line overhead and STS-1 envelope capacity of the previous STS-1 frame before scrambling. The STS-3c/STM-1 signal's Line Overhead bytes provide a BIP-8 code using even parity. One byte (either B2-1, B2-2, or B2-3) in the Line Overhead is allocated for a Line BIP-8 calculation on each STS-1 line within the STS-3c/STM-1 section. The Line BIP-8 is calculated for all the bits of the STS-1 line Overhead and Envelope Capacity of the previous frame before scrambling. Thus, in an STS-3c/STM-1 signal, 3 bytes (B2-1, B2-2, and B2-3) are used for the error monitoring function. As many as 192k errors per second can be detected. The errors are accumulated in a 18-bit counter (B2CNTL, B2CNTM, B2CNTH; 0x50, 0x51, 0x52). The counter is latched so that it can continue counting while the latch is being read. This prevents the loss of any error counts.
	corresponds to B2-1, bit 4 corresponds to B2-2, and bit 3 corresponds to B2-3.
2.4.3.4 APS Threshold (WAN only)	Automatic Protection Switching (APS) thresholds are monitored by estimating the incoming Bit Error Rate (BER) and setting an alarm status bit and interrupt when the programmed threshold is crossed. Two thresholds are supported: one for Signal Degrade (SD) and one for Signal Fail (SF). Each threshold is programmable for BER levels from 10^{-3} to 10^{-9} in the APSTHRESH register (0x09). Table 2-8 shows the programming range for the thresholds in APSTHRESH. The alarm clearing threshold and observation time are automatically set to 1/10 of the programmed alarm detection threshold.

ATM Physical Interface Devices—ATM PHY

SF Thresh (Bits 7-4) SD Thresh (Bits 3-0)	Detection Threshold	Clearing Threshold	95% Confidence Interval	RS825x Observation Time	Required Switch Initiation Time
0 _h to 3 _h	10 ⁻³	10 ⁻⁴	64.5 µsec	1 msec	8 msec
4 _h	10 ⁻⁴	10 ⁻⁵	645 µsec	2 msec	13 msec
5 _h	10 ⁻⁵	10 ⁻⁶	6.45 msec	16 msec	100 msec
6 _h	10 ⁻⁶	10 ⁻⁷	64.5 msec	128 msec	1 sec
7 _h	10 ⁻⁷	10 ⁻⁸	645 msec	2.048 sec	10 sec
8 _h	10 ⁻⁸	10 ⁻⁹	6.45 sec	16.384 sec	83 sec
9 _h to F _h	10 ⁻⁹	10 ⁻¹⁰	64.5 sec	131 sec	667 sec

The implementation supports the APS switch initiation time requirements shown in Figure 2-4 (from Bellcore Standard GR-000253-CORE). The implementation estimates the incoming BER to a >95% confidence level by observing the number of errors per frame as monitored by the B2 line BIP bytes. Figure 2-7 shows the required confidence interval for estimating BER vs. programmed threshold level. Also shown is the actual observation time implemented by the RS825x threshold monitor. This time is the maximum interval for the RS825x to notify via status/interrupt that the programmed threshold has been crossed. These alarm notification times allow software time to process the interrupt and initiate the switching function within the required switch initiation time.

If the incoming BER is actually higher than the programmed threshold, notification will take place in the amount of time listed for the threshold that matches the incoming BER. For example, if the SF threshold is programmed to monitor for BER at a level of 10^{-5} (notification time 16 msec or less) but the actual incoming BER is 10^{-3} then the SF status/interrupt will be set within 1 msec instead of waiting until the end of the 16 msec window. This allows switch initiation to begin based on the actual incoming BER level versus the programmed level as required by Bellcore Standard GR-000253-CORE. Alarm clearing (when the BER drops below 1/10 of the programmed threshold) requires observation of the BER for the entire duration of the window as listed for the programmed threshold level. Interrupts will occur both when the detection threshold is crossed (BER exceeds programmed threshold) and when the alarm is cleared (BER is below 1/10 of the programmed threshold). See Figure 2-7.

2.4 SONET/SDH Framer and Overhead Processor



Figure 2-7. Switch Initiation Time Graph

2.4.3.5 K1 and K2 (WAN only)

The APS Channel bytes, K1 and K2, are allocated for Automatic Protection Switching (APS) signaling between line level entities. These bytes are defined only once in an STS-3c/STM-1 signal. The K1/K2 Transmit control registers (0x10/0x11) allow transmission of any value in support of APS. The K2 byte, bits 6-8, Remote Defect Indicator (RDI), and Alarm Indication Signal (AIS), are used to indicate STS line yellow, an alarm condition to the downstream line equipment. The K2 receive status register (0x15) allows observation of incoming octet values. An interrupt can be sent for any change in the received value.

K1/K2 - K1/K2 status occurs when the receiver K1/K2 values are the same for three consecutive frames, but different than the previously latch values. When this occurs, the new values are latched and an interrupt is generated. A Protection Switching Byte Failure (PSBF) alarm is declared if no three adjacent frames contain the same K1 value in 12 consecutive frames. Bit 4 of the RXAPS register (0x4A) indicates PSBF.

RDI - Line RDI occurs when five consecutive frames containing 110 in bits 6, 7, and 8 are detected in the K2 octet. It is removed when five consecutive frames of any other pattern are detected. Line RDI is inserted by writing the TXLIN (0x0D) register, bit 2 to a 1. This sends the binary code 110 in bits 6, 7, and 8 of the K2 octet.

AIS - Line AIS occurs when three consecutive frames containing 111 in bits 6, 7, and 8 are detected in the K2 octet. It is removed when three consecutive frames of any other pattern are detected. Line AIS insertion can be enabled by writing the TXLIN (0x0D) register, Bit 3 to a 1. It is synchronized to frame boundaries. Line AIS sets all frame values except for the section overhead to ones before scrambling.

2.4.3.6 Line RDI/AIS Detect
 The Remote Defect Indication-Line (RDI-L) signal indicates to a Line
 Terminating Equipment (LTE) that the remote equipment is detecting a defect somewhere along the SONET line. Received bits 6-8 of the K2 octet are used to convey this information. If the incoming pattern is 110 for five consecutive frames, an RDI-L status is reported. An interrupt is generated when entering and exiting the RDI-L alarm state.

The Alarm Indication Signal -Line (AIS-L) is sent to alert the downstream LTE that a defect has been detected on the incoming SONET section. Received bits 6-8 of the K2 octet are also used to convey this information. If the incoming pattern is 111 for five consecutive frames, an AIS-L status is reported. An interrupt is generated when entering and exiting the AIS-L alarm state.

2.4.3.7 D4-12 See Section 2.6 (WAN only).

2.4.3.8 S1 Bits 5-8 of the Synchronization Status byte, S1, are used to convey the synchronization status of the network elements. Bits 1-4 are currently undefined. These status messages provide an indication of the quality of the synchronization source of the SONET signal. This allows the network elements to determine the best synchronization reference available and reconfigure their synchronization references autonomously without creating timing loops. The S1 byte can be read from RXS1 (0x16). It can be transmitted by writing to TXS1 (0x12).

The values of the S1 byte are described in Table 2-9.

Acronym	Description	Quality Level	Lower Nibble Bits 5,6,7,8
PRS	Stratum 1 Traceable	1	0001
STU	Sync - Traceability Unknown	2	0000
ST2	Stratum 2 Traceable	3	0111
ST3	Stratum 3 Traceable	4	1010
SMC	SONET Min Clock Traceable	5	1100
ST4	Stratum 4 Traceable	5	1100
DUS	Do not use for Sync	7	1111
RES	Reserved for Network Sync Use	_	1110

Table 2-9. S1 Byte Description

2.4.3.9 M1 The M1 byte handles automatic Line FEBE. It is used to inform the far end transmitting equipment that the receiving end is getting errors on the data blocks being sent to it. In practice, the receiver counts the block errors received in a frame (based on B2 bytes) and uses M1 to transmit the number of errors back to the sending equipment. An interrupt is generated when the received M1 octet indicates error counts other than zero.

2.4.4 Path Overhead

The Path Overhead checks for end-to-end communication integrity. The Section and Line Overhead must be terminated before the Path Overhead can be accessed. The transmit and receive functions of the Path Overhead are shown in Table 2-10.

ATM Physical Interface Devices—ATM PHY

Byte	Transmit	Receive
J1	00 Hex or 64-byte Trace Buffer	Monitor Rx Trace Buffer, Interrupt on Change
B3	Calculated, Error Insertion	Checked, Errors Counted
C2	13 Hex for ATM Mapping	Checked for 01 or 13 Hex
G1	Path FEBE, RDI Inserted	Checked, Errors Counted, Status

Table 2-10. Path Overhead Transmit and Receive Functions

- 2.4.4.1 J1 The Path Trace byte, J1, is a circular 64-byte buffer, carrying the Path Trace message, so that a receiving Path Terminating Equipment (PTE) can verify continued connection to the transmitting PTE. This buffer overwrites when full. This message is user programmable but generally is an 8-bit ASCII CLLITM code padded with ASCII NULL characters and terminated with CR and LF characters making up 64 bytes total. If Path Trace is enabled, the user is required to enter a message or the current contents of the transmit buffer will be transmitted. If J1 is disabled, then 64 zeros are transmitted. J1 can be disabled via register TXPTH (0x0E), bit 7. The J1 transmit buffer is located in register TXPTHBUF (0x69). The J1 receive buffer is RXPTHBUF (0x6B). If the incoming message differs from the data stored in the receive buffer from the previous message received, an interrupt will appear in register PTHINT (0x3F) bit 1.
- 2.4.4.2 B3 The Path BIP-8 byte, B3, is allocated for path error monitoring. The path B3 byte is calculated over all bits of the previous STS SPE frame before scrambling, using bit interleaved parity 8 code with even parity. As many as 64k errors per second can be detected. B3 can be disabled by writing bit 6 in the TXPTH (0x0E) register to 1.
- 2.4.4.3 C2 The Path Signal label byte, C2, identifies the type of payload being received. The default code transmitted by the RS825x is 13 hex for ATM mapping. However, it can be changed to any other value in the TXC2 register (0x13). The receiver expects 01, 13, FC, or FF hex to be received as valid code words. The SONET block monitors the incoming C2 and generates one of two possible interrupts if 5 consecutive invalid values are received. If the received value is 00 hex, then an Unequipped Path (Uneq-P) interrupt is generated in bit 2 in the PTHINT register (0x3F). If any other invalid value is received, then a Payload Label Mismatch in Path (PLM-P) interrupt is generated in bit 3 in the PTHINT register.
- 2.4.4.4 G1 The Path Status byte, G1, is used to convey path terminating status and performance monitoring information back to an originating STS PTE. This feature permits the status and performance of the complete duplex path to be monitored at either end, at any point along that path. Bits 1-4 contain the Path Far End Bit Error (FEBE) count, which is the number of errors indicated by the B3 byte. The FEBE bits have nine valid values (0000 1000). A value greater than eight is counted as having no errors. Bits 5-7 are a path RDI (yellow alarm) indication.

Bits 5-7 in the G1 byte are used for Path RDI (RDI-P) indications. The transmitter will automatically generate RDI-P indications in these three bits if the AutoPthRDI control (bit 1 inTXPTH 0x0E) is set to a 1. Table 2-11 shows the

ATM Physical Interface Devices—ATM PHY

values that are transmitted for various receiver alarm conditions. The user can override these values by setting AutoPthRDI to 0 and directly writing the desired value to be transmitted into TXPTH bits 3-1.

Table 2-11.	Transmitted	RDI-P	Values
-------------	-------------	-------	--------

Receiver Defect	Transmitter G1 (bits 5-7)
None	000
PLM-P	010
AIS-P,LOP-P	101
UNEQ-P	110

The receiver observes the incoming G1 byte to monitor for RDI-P alarms. When 10 consecutive frames of the same value are received, the value is latched into RXG1 (0x19) so that it can be read. An interrupt is generated if the new value represents an alarm condition change. Interrupts will be generated when entering and exiting alarm conditions. The EnhanceRDI control bit (ENPTH 0x37 bit 0) determines whether only bit 5 is observed (set to 0 to interwork with old equipment) or bits 5-7 are observed (set to 1 to conform to new equipment standards). Table 2-12 summarizes the receiver RDI-P interpretation.

Table 2-12. Receiver RDI-P Interpretation

Incoming RDI-P G1 Bits 5-7	EnhanceRDI=0 Interpretation	EnhanceRDI=1 Interpretation
000	No Remote Defect	No Remote Defect
001	No Remote Defect	No Remote Defect
010	No Remote Defect	Remote Payload Defect
011	No Remote Defect	No Remote Defect
100	Remote Defect	No Remote Defect
101	Remote Defect	Remote Server Defect
110	Remote Defect	Remote Connectivity Defect
111	Remote Defect	No Remote Defect

2.4.5 SONET Frame Scrambler

Each SONET Network Element (NE) is required to have the capability to derive the clock timing from the incoming OC-3c signal. All transmitted OC-3c signals will be timed from this clock. Therefore, it is important to maintain the ones density in the data stream to ensure enough data transitions for robust clock recovery. The technique commonly used with modems, called scrambling and descrambling, is used in SONET to make the data appear to be more random.

This process uses a frame synchronous scrambler with a sequence length of 127, operating at the line rate. The generating polynomial shall be $1+x^6+x^7$. The scrambler is reset to "1111111" on the most-significant bit of the J1 byte. This bit

2.5 ATM Cell Processor

and all the subsequent bits to be scrambled are added, modulo 2, to the output from the x^7 position of the scrambler. Everything but the first row of the section overhead is scrambled. This scrambling occurs just before the signal is passed to the PMD sublayer. Scrambling can be disabled by setting Bit 7 in register TXSEC (0x0C). All zeros can be sent after scrambling for diagnostic purposes.

2.5 ATM Cell Processor

The RS825x's ATM cell processor block is responsible for recovering cell alignment using the HEC octet, performing header error correction, and descrambling the payload octets. The resulting ATM cells are then passed to the ATM layer via the UTOPIA interface. Simultaneously, the ATM block is receiving data from the ATM layer, optionally calculating the HEC, formatting the 48-octet payload segments into 53-octet ATM cells, and sending the cells to the SONET block. If no data is being received from the ATM layer, the cell processor will generate idle cells based on the data programmed into the associated registers.

The RS825x has all the counters necessary for capturing ATM error events and performs the payload CRC calculations as required by the AAL formats. It generates cell status bits, cell counts, and error counts.

2.5.1 ATM Cell Transmitter

The ATM cell transmitter controls the generation and formatting of 53-octet ATM cells that are sent to the Framer block. The ATM transmitter block formats an octet stream containing ATM data cells from the ATM layer device when such cells are available. All 53 octets of the data cells may be obtained from the external data source and formatted into the outgoing octet stream.

This block calculates the HEC octet in the outgoing cell from the header field. The calculated HEC octet can be inserted in place of the incoming data octet by writing DisHEC (bit 7) in the CGEN register (0x04) to a logic "0." For testing purposes, this HEC octet can be corrupted by XORing the calculated value with a specific error pattern input set in the ERRPAT register (0x07). This HEC error is achieved by writing InsHECErr (bit 1) in the ERRINS register (0x06) to a logic "1." The remaining 48-octet payload field of the outgoing cell is obtained from the external data source. The payload can be scrambled.

When no data is coming from the ATM layer, the RS825x inserts idle cells automatically in the outgoing data stream. The payload of these cells is read from the Transmit Idle Cell Payload Control Register, IDLPAY (0x05). The 4-octet header field for these idle cells comes from the TXIDL1-4 registers (0x20-23). The HEC octet is calculated and inserted automatically. The payload field is filled with the octet contained in the IDLPAY register (0x05).

In normal operation, the 4-octet header field in the outgoing cell is passed on from the ATM layer device. Header patterns can be modified in the TXHDR1-4 registers (0x1C - 0x1F) and inserted into outgoing cells in place of header bytes received from the ATM layer. Whether the original header cells or the replacement cells are sent is controlled by bits 0-4 in the CGEN register (0x04).

2.5 ATM Cell Processor

ATM	Physical	Interface	Devices-	-ATM	PHY
111 111	1 nysicai	merjace	DUNCUS	111111	

2.5.1.1 HEC Generation In normal operation, the RS825x calculates the HEC for the 4 header bytes of each cell coming from the ATM layer. It then adds the HEC coset and inserts the result in octet 5 of the outgoing cell. HEC calculation can be disabled by setting bit 7 of CGEN (0x04) to a "1." When HEC is disabled, the RS825x leaves the contents of HEC field unchanged and transmits whatever data is placed in that field by the ATM layer.

The HEC coset (55 hex, by ATM standards) is used to maintain a value other than zero in the HEC field. If the first four bytes in the header are zero, the HEC derived from these bytes is also zero. When this occurs and there are strings of zeros in the data, the receiver cannot determine cell boundaries. Therefore, it is recommended that the value 55 hex be added to the HEC before transmission. To enable the HEC coset on the transmit side, set bit 6 in register CGEN (0x04) to one. To enable the receive HEC coset, set bit 4 in register CVAL (0x08) to one.

2.5.2 ATM Cell Receiver

The ATM cell receiver performs cell delineation on incoming data cells by searching for the position of a valid HEC field within the cell. The HEC coset can be either active or inactive, which is determined in bit 4 in the CVAL (0x08) register.

2.5.2.1 Cell Delineation The ATM block receives octets from the SONET block and recovers ATM cells by means of cell delineation. Cell delineation is achieved by framing ATM cell boundaries using HEC coding. Four consecutive bytes are chosen and the HEC value is calculated. The result is compared with the value of the following byte. This "hunt" is continued by shifting this four-byte window, one byte at a time, until the calculated HEC value equals the received HEC value. When this occurs, a pre-sync state is declared and the next 48 bytes are assumed to be payload. The ATM block calculates HEC on the four bytes following this payload, assuming that a new cell has begun. If seven consecutive header blocks are found, then synchronization is declared. If any HEC calculation fails in the pre-sync state, the process begins again (see Figure 2-8). Synchronization will be held until seven consecutive incorrect HECs are received. At this time, the hunt state is re-initiated.

When LOCD occurs, an interrupt is generated and the RS825x automatically enters the hunt mode. However, the payload is still being scrambled by the far-end transmitter, leaving only the headers unscrambled. This means that the only repetitive byte patterns in the data stream that meet the cell delineation criteria are valid headers.

2.5 ATM Cell Processor





When in the sync state of cell delineation, cells are passed to the ATM block if the HEC is valid. If a single-bit error in the header is detected, the error is corrected, optionally, and the cell is passed to the ATM block. If HEC checking is enabled and HEC correcting is disabled (bit 3 in the CVAL register [0x08]), cells with single-bit HEC errors are discarded. If a multi-bit error is detected, the cell is dropped. Once either type of error is noted, all subsequent errored cells are dropped until a valid cell is received. This rule applies even for single-bit errors that could be corrected. Once a valid cell is detected, the process begins again (see Figure 2-9.)

Figure 2-9. Header Error Check Process



rejection, prevents idle cells from being passed on. The second type, user traffic

screening, compares the incoming bits to the values in the receive cell header registers. Cells are rejected or accepted based on the bit patterns of their headers.

Idle cell rejection is enabled in bit 6 of the CVAL register (0x08). If this bit is set to "1," all incoming cells that match the contents of the Receive Idle Cell Header Control Registers, RXIDL1-4 (0x2C-2F), are rejected. Individual bits in the Receive Idle Cell Mask Control Registers, IDLMSK1-4 (0x30-33), can be set to be treated as matching, regardless of their value. If idle cell rejection is disabled, cells pass directly to user traffic screening.

User traffic cell screening is similar to idle cell screening in that the incoming cells are compared to the Receive Cell Header Control Registers, RXHDR1-4 (0x24-27). Individual bits in the Receive Cell Mask Control registers, RXMSK1-4 (0x28-2B), can be set to "1" or a "don't care" state, causing the corresponding bits of the incoming cell to be treated as matching, regardless of their values. The RejHdr bit (bit 7) in the CVAL register (0x08) determines whether matching cells are rejected or accepted. If it is set to "0," matching cells are accepted. If set to "1," matching cells are rejected. See Table 2-13 and Table 2-14.

Table 2-13.	Cell Screening—Matching
-------------	-------------------------

Receive Cell Mask Bit	Receive Cell Header Bit	Incoming Bit	Result
0	0	0	Match
0	0	1	Fail
0	1	0	Fail
0	1	1	Match
1	Х	Х	Match

Table 2-14. Cell Screening—Accept/Reject Cell

Cell	Reject Header	Result
Match	0	Accept Cell
Match	1	Reject Cell
Fail	0	Reject Cell
Fail	1	Accept Cell

2.5.3 Cell Payload Scrambler

The ATM standard requires cell payload scrambling in order to ensure that only valid headers are found in the cell delineation process. Scrambling randomizes any repeated patterns or other data strings that could be mistaken for valid headers.

Payload scrambling uses the polynomial $x^{43}+1$ to scramble the payload, leaving the 5 header bytes untouched. Payload scrambling is enabled by setting bit 5 in register CGEN (0x04).

2.6 Data Link Interface

Descrambling uses the same polynomial to recover the 48-byte cell payload. The descrambler polynomial is self-synchronizing. It can be enabled by writing bit 5 in register CVAL (0x08) to 1.

2.6 Data Link Interface

The RS825x provides access to two data link channels, D1- D3 and D4 - D12, via the StatOut pins and the TxDL pin. Independent control is provided for receiving and/or transmitting data over each channel, as outlined in Table 2-15.

Table 2-15. LStatOut Configuration

	StatSelect		StatOut[7	StatOut[4	StatOut[E	StotOut[4	StatOut[2	Stat		
EnPinMode	EnTxSec D1-D3	EnTxLin D4-D12	EnRxSec D1-D3	EnRxLin D4-D12]]]]]]
0	0	0	0	0	LOS	OOF	LOP	AIS-L	RDI-L	AIS
1	0	0	0	0	OutStat[7]	OutStat[6]	OutStat[5]	OutStat[4]	OutStat[3]	OutSt
х	х	Х	1	х	Rx Clock Output	Rx Data Output	Rx Octet Indicator	Note 1	Note 1	Not
х	х	х	х	1	Rx Clock Output	Rx Data Output	Rx Octet Indicator	Note 1	Note 1	Not
х	1	х	х	х	Note 1	Note 1	Note 1	Tx Clock Output	Tx Octet Indicator	Tx Slot
х	х	1	х	х	Note 1	Note 1	Note 1	Tx Clock Output	Tx Octet Indicator	Tx (Slot

Note: 1: Any combination of the four Data Link control bits is allowed and will override the StatPinMode bit for StatOut[7:2]. StatOut pins not being used for the Data Link will operate as determined by StatPinMode.

Note: 2: StatOut[1] and StatOut[0] are only controlled by StatPinMode and are unaffected by the Data Link control bits.

2.6 Data Link Interface

2.6.1 Data Link Transmit

The RS825x can insert data into the D1–D12 octets of the outgoing data stream. This function is controlled by EnTxSecDL, bit 6 of the TXSEC, 0x0C register and EnTxLinDL, bit 4 of the TXLIN, 0x0D register. When EnTxSecDL is set to 1, serial data input on the DLTxData pin will be inserted into the D1, D2 and D3 octets. Likewise, setting EnTxLinDL to 1 results in the serial data from the DLTxData pin being inserted in the D4 through D12 octets of the outgoing stream. The RS825x indicates that it is ready for D1, D2 and D3 octets by outputting a logic high on the statout[3] pin; it will output a logic low when D4-D12 data is expected. If either EnTxSecDL or EnTxLinDL is set the 0 the corresponding octets will be filled with 0x00.

StatOut [2], StatOut [3] and StatOut [4] are redefined whenever EnTxSecDL or EnTxLinDL are set:

StatOut [2]: This pin will output a pulse at the beginning of every cell slot time, (both idle and data cells), synchronized to the UTOPIA transmit side. This is provided for SAR scheduling activities.

StatOut [3]: This becomes the transmit Data Link indicator, TxDLI, output. Serial data provided on DLTxData when this pin is high will be transmitted in octets D1, D2 and D3. When this line is low, data from the DLTxData pin will be inserted into octets D4 through D12.

StatOut [4]: The transmit clock for DL data will be output on this pin.

2.6.2 Data Link Receive

Access to incoming octets D1 - D12 is provided via the StatOut[5], StatOut[6] and StatOut[7] pins. This function is controlled by bits 0 and 1 of the RXLIN, 0x46, register as shown on page 45. When either of these bits is set high, the StatOut pins are defined as follows:

StatOut[5]: This becomes the Receive Data Link indicator, RxDLI, output. Incoming octets D1, D2 and D3 will be output serially on StatOut[6] pin when this output is high. When this line is low, data from octets D4 through D12 will be output serially on StatOut [6] pin.

StatOut [6]: This pin will output the incoming data in a serial bit stream synchronized to the clock on StatOut[7].

StatOut [7]: This output is the serial data clock for incoming data and is synchronized with StatOut [6].

Figure 2-10 illustrates the timing of the Data Link Receive.

2.7 UTOPIA Interface





2.7 UTOPIA Interface

The RS825x uses the ATM Forum's UTOPIA interface as its host interface to communicate with the ATM layer device. This interface is UTOPIA Level 2 compliant and UTOPIA Level 1 compatible. In brief, these two specifications are described as follows:

UTOPIA Level 1: This is an 8- or 16-bit interface designed for data rates up to 200 Mbps. Both octet-level and cell-level handshaking are supported at a clock rate of 25 MHz. Octet-level handshaking requires the PHY to guarantee the acceptance of at least four bytes before it asserts the TxFull control line. In Cell level, it must guarantee the transfer of at least one entire 53-byte cell.

UTOPIA Level 2: This interface provides all the features of Level 1 plus several enhancements. Level 2 defines multi-PHY functionality, allowing up to 31 PHYs to interface to one ATM layer device. A 33 MHz clock has been added to support the PCI bus. This interface uses either 8-bit or 16-bit wide data buses and cell-level handshaking. The 16-bit mode, which can run at 50 MHz, supports data rates up to 800 Mbps.

When using a single PHY, Rockwell recommends using the 8-bit, Level 1 interface with cell handshaking unless the higher data rates are required. This will reduce board size, layout complexity, and EMI with no performance impact at 155.52 Mbps.

2.7.1 UTOPIA Transmit and Receive FIFOs

The RS825x's UTOPIA block has two sections, transmit and receive, each of which has a 4-cell FIFO buffer. ATM cell data is placed in the transmit FIFOs where it can then be passed to the SONET framing block. On the receive side of

2.7 UTOPIA Interface

the UTOPIA interface, incoming cells are stripped of SONET overhead, converted to ATM formatted cells, and placed in the receive FIFO until sent out.

NOTE: By convention, data being transferred from the PHY to the ATM layer is labelled "received" data and data from the ATM layer to the PHY is called "transmitted" data.

2.7.2 UTOPIA 8-bit and 16-bit Bus Widths

The RS825x has two bus width options, 8-bit or 16-bit, which are selected in bit 3 of the UTOP1 register (0x0A). The protocols and timing are the same in both modes except that 8-bit mode uses only the lower half of the data bus (TxData[7:0] and RxData[7:0]).

In 8-bit mode, each ATM cell consist of 53 bytes as shown in Table 2-16. The first five bytes are used for header information. The remaining bytes are used for payload.

Bit 7		Bit 0
	Header 1	
	Header 2	
	Header 3	
	Header 4	
	UDF1 (HEC) (byte 5)	
	Payload 1	
	:	
	Payload 48	

Table 2-16. Cell Format for 8-bit Mode

In 16-bit mode, the cells consists of 54 bytes as shown in Table 2-17. The first five bytes contain header information. The sixth byte, UDF2, is required to maintain alignment but is not read by the RS825x. The remaining bytes are used for payload.

Table 2-17. Cell Format for 16-bit Mode

Bit 15		Bit 8	Bit7		Bit 0
	Header 1			Header 2	
	Header 3			Header 4	
	UDF1 (HEC) (byte 5)			UDF2 (0) (byte 6)	
	Payload 1			Payload 2	
	÷			:	
	Payload 47			Payload 48	

NOTE: Normally, the HEC is calculated by the PHY and put in byte 5, UDF1. However, setting bit 7 of the CGEN register (0x04) to "1" will disable HEC calculation. In this case, data inserted by the ATM layer into byte 5 is transmitted by the PHY.

2.7.3 UTOPIA Parity

The RS825x supports even and odd parity, which is controlled by bit 2 of the UTOP1 register (0x0A). The parity on received data is calculated for either 8 bits or 16 bits, according to the selected bus width in bit 3 of the UTOP1 register (0x0A). The result is output on URxPrty (pin 119).

Likewise, the parity on transmitted data is calculated for either 8 bits or 16 bits, according to the selected bus width. The calculated result should match the bit present on UTxPrty (pin 88). If it doesn't match, a parity error has occurred. This error can be observed either in the ParErr bit (bit 7) in the TXCELL register (0x48) or in the ParErrInt bit (bit 7) in the TXCELLINT register (0x40). Systems that do not use parity should disable the generation of interrupts caused by parity errors by writing bit 7 of the ENCELLT register (0x38) to "0."

2.7.4 UTOPIA Multi-PHY Operation

The RS825x supports multi-PHY operation as described in the UTOPIA Level specification (af-phy-0039.000, visit the web site: http://www.atmforum.com). Three primary functions are involved in this operation: polling, selection, and data transfer. These functions are basically the same for both the transmit and receive sides of the UTOPIA bus. The following example describes the transmit functions.

The ATM layer UTOPIA controller polls the connected PHY ports by transmitting the port addresses on the UTxAddr lines. If a port is ready to transfer data, it asserts UTxClAv. The controller determines which port is to transfer data and selects that port by transmitting its address. The controller then asserts UTxEnb* to allow the PHY to transfer data on the UTxData lines. UTxEnb* is deasserted when the transfer is completed. Polling can continue during the data transfer process but not during port selection. It operates independently of the state of UTxEnb*.

To pause the data transfer process, UTxEnb* can be deasserted. To continue the transfer, the controller must reselect the port by transmitting its address one clock cycle before asserting UTxEnb*. The controller must ensure that the cell transfer from this port has been completed, to avoid a start-of-cell error.

The RS825x has a UTOPIA receiver output disable feature which allows the user to set up redundant or back-up PHYs with the same UTOPIA address on the same UTOPIA bus. In this setup, both PHYs' transmitters are enabled, sending out identical data streams. Both PHYs' receivers are enabled, but only one is transferring data to the ATM device. The receiver output is disabled in the backup PHY by writing the UtopDis, bit 5, in the UTOP2 register (0x0B) to a logic 1. This disable places five of the backup PHY's signals; URxData, URxPrty, URxSOC, URxClAv, and UTxClAv; in a high-impedance state, preventing data and control signals from being passed to the ATM layer device. The disabled receiver will flush its FIFOs at the same rate as the enabled one, but all data it has received, except the last four cells, will be lost. Should the primary PHY device

2.8 Microprocessor Interface

ATM Physical Interface Devices—ATM PHY

encounter an unacceptable error rate, software can quickly enable the backup PHY and disable the primary PHY, reducing cell loss in the transition.

NOTE: To facilitate multi-PHY operation, the RS8252/3/4/5 assigns a different address to each of its ports by default.

2.7.5 Handshaking

The RS825x provides both cell-level and octet-level handshaking on its UTOPIA interface (only cell-level is used in Level 2). The primary distinction between these two levels is the amount of data that is sent or received. Octet-level sends and receives four octets at a time, while cell-level sends and receives a full cell at a time, depending on FIFO size and availability. In octet-level handshaking, UTxClAv is an active low, FIFO full indicator. In cell-level, it is an active high, cell buffer available indicator. These two options are selectable in the Handshake bit, bit 4, of the UTOP1 register (0x0A).

2.8 Microprocessor Interface

The microprocessor interface transfers control and status information in 8-bit data transfers between the external microprocessor and RS825x by means of write and/or read access to internal registers. This interface allows the microprocessor to configure the RS825x by writing various control registers. These control registers can also be read for configuration confirmation. This interface also provides the ability to read the device's current condition via its status registers and counters. Summary status is available for rapid interrupt identification.

The microprocessor interface has two primary modes of operation: an asynchronous, SRAM-like interface and a synchronous interface. The MSyncMode pin (pin 31) determines which mode is active.

For the asynchronous interface, the microprocessor interface pins are defined as follows: MAcsSel, MCs*, MRd*, MWr*, MInt*, MAddr, MData. In this mode, the MRd* and MWr* strobes direct the data transfers. The asynchronous interface has two secondary operating modes: a high-performance access mode and a low-power access mode. The MAcsSel pin (pin 30) determines which access mode is active. These modes allow for trade-offs between speed and power required for various applications.

For the synchronous interface, the microprocessor interface pins are defined as follows: MClk, MCs*, MW/R*, MAs*, MInt*, MAddr, MData. In this mode, the timing of these signals is synchronized to MClk, which is intended to be directly driven by the external microprocessor. The synchronous interface is compatible with the Bt8230 and Bt8233 SAR devices, providing no-wait-state operation.

2.8.1 Status and Control

Several registers provide status and control information to the microprocessor. Status information includes interrupts, counters, and generic functional status. Control information includes configuration and real-time control, according to

2.8 Microprocessor Interface

the specific function of each control register. There are two types of status input: live and latched. Live status provides the current status of the device. Latched status is used for rapidly changing states in order to capture information until it can be read.

This device contains general purpose status and control functions, such as a master reset, output status and device part number and revision. The software-controlled Master Reset, GEN register (0x00) bit 0, restarts all device functions and sets the control and status registers to their default values. The OUTSTAT register (0x02) provides a means for controlling external devices via the OutStat pins (1-5 and 126-128). It is enabled by setting the StatPinMode (bit 2) of the GEN register (0x00). The VER register (0x03) uniquely identifies the device and revision level.

2.8.2 Counters

The RS825x counters are used to record events within the device. There are two types of events: error events, such as Section BIP errors, and transmission events, such as transmitted ATM cells.

Counters which are comprised of more than one register must be accessed by reading the least significant byte first. This guarantees that the value contained in each component register accurately reflects the composite counter value at the time the least significant byte was read since the counter may be updated while the component registers are being read.

Each counter is large enough to accommodate the maximum number of events that may occur within a one-second interval. The counters are cleared after being read. Therefore, if the counters are read every second, the application will receive an accurate recording of all event occurrences.

2.8.3 One-second Latching

Rockwell's implementation of one-second latching assures the integrity of the statistics being gathered by the network management software. Internal statistics counters can be latched at one-second intervals, which are synchronized to the OneSecIn pin (pin 33). Therefore, the data read from the statistic counters represents the same "one second" of real-time data, independent of network management software timing.

The RS825x implements one-second latching for both status signals and counter values. When the EnStatLat bit (5) in the GEN register (0x00) is written to a logic 1, a read from any of the status registers will return the state of the device at the time of the previous OneSecIn pin (pin 33) assertion. When the EnCntrLat bit (4) in the GEN register (0x00) is written to a logic 1, a read from any of the counters will return the state of the device at the time of the previous OneSecIn pin (pin 33) assertion. When the EnCntrLat bit (4) in the GEN register (0x00) is written to a logic 1, a read from any of the counters will return the state of the device at the time of the previous OneSecIn pin (pin 33) assertion. Every second, the counter is read, moved to the latch, and the counter is cleared.

The OneSecIn pin is intended to be asserted at one-second intervals. This can be achieved by connecting the OneSecIn pin to the OneSecOut pin (pin 34). The OneSecOut signal is derived from the 8kHzIn pin (pin 37). This signal is asserted for one 8kHzIn clock period, every 8,000 8kHzIn periods. If 8kHzIn is being driven by an 8 kHz clock, the OneSecOut signal is asserted every second.

NOTE: When latching is disabled and a counter is wider than one byte, the LSB should be read

first which will retain the values of the other bytes for a subsequent read.

2.8.4 Interrupts

The RS825x's interrupt indications can be classified as either single-event or dual-event. A single-event interrupt is triggered by a status assertion. A dual-event interrupt is triggered by either a status assertion or deassertion. Both types of interrupts are further described in the following examples.

Single-event interrupt: When a parity error occurs on the UTOPIA transmit data bus, an interrupt is generated on ParErrInt, bit 7, in the TXCELLINT register (0x40). This bit is cleared when read.

Dual-event interrupt: When LOCD occurs, LOCDInt, bit 7, of the corresponding RXCELLINT register (0x41) is set to 1. This bit is cleared when the register is read. Once cell delineation is recovered, bit 7 is set to 1 again, generating another interrupt.

All interrupt bits have a corresponding enable bit. This allows software to disable or mask interrupts as required.

2.8.4.1 Interrupt Routing The RS825x uses two levels of interrupt indications. The first level consists of section, line, path, APS, receive, and transmit interrupt indications. The second level summarizes first level interrupts and indicates one-second interrupts.

The first level interrupt indications are located in registers SECINT, LININT, PTHINT, APSINT, TXCELLINT, and RXCELLINT. Each interrupt bit in these registers can be disabled in the corresponding ENSEC, ENLIN, ENPTH, ENAPS, ENCELLT, or ENCELLR register, respectively. The result is then OR'ed into the appropriate bit in the SUMINT register.

The second level consists of summary interrupt indications, located in the SUMINT register. It also includes the OneSecInt indications. Each interrupt bit in these registers can be disabled in the corresponding ENSUMINT register. The result is OR'ed to the MInt* pin (pin 6). The MInt* pin can be enabled or disabled by setting the EnIntPin (bit 6) in the GEN register (0x00).

Figure 2-11 is a flow chart of the interrupt generation process.

2.8 Microprocessor Interface





Figure 2-12 shows the registers involved in the interrupt generation process.

2.8 Microprocessor Interface

ATM Physical Interface Devices—ATM PHY





2.9 Loopback Modes

2.8.4.2 Interrupt	When an interrupt occurs on the MInt* pin (pin 6), it could have been generated
Servicing	by any of 35 events. The RS825x's interrupt indication process ensures that a
	maximum of two register reads are necessary to determine the source of an
	interrupt. The interrupt is traced back to its source using the following steps:

- 6. Read the SUMINT register to see which bit(s) shows an interrupt.
 - Bit 0, TxCellInt, reflects activity in the TXCELLINT register.
 - Bit 1, RxCellInt, reflects activity in the RXCELLINT register.
 - Bit 2, APSInt, reflects activity in the APSINT register.
 - Bit 3 is reserved.
 - Bit 4, OneSecInt, indicates a one-second interrupt.
 - Bit 5, PthInt, reflects activity in the PTHINT register.
 - Bit 6, LinInt, reflects activity in the LININT register.
 - Bit 7, SecInt, reflects activity in the SECINT register.
- 7. If necessary, read the appropriate TXCELLINT, RXCELLINT, APSINT, PTHINT, LININT, or SECINT register.

All Level 1 bits are cleared when the register is read. Once the register is read, ALL bits in that register are reset to their default values. Therefore, interrupt service routines must be designed to handle multiple interrupts in the same registers. In Level 2, OneSecInt is cleared when the register is read. However, the summary bits are cleared only when the corresponding Level 1 register is read and cleared.

2.9 Loopback Modes

Loopbacks are diagnostic tools used to verify the data path. The RS825x has three loopback modes: Line Loopback and UTOPIA Loopback, which check the line between a remote device and the PHY; and Source Loopback, which checks that the host (the ATM layer) is communicating with the PHY.

2.9.1 Line Loopback

Line loopback is enabled or disabled in bit 1 of the CLKREC register (0x01). When Line loopback is enabled, all incoming data on the Receive Line Interface is retransmitted out the Transmit Line Interface. The received data is also passed through the PHY's normal path to be output on the UTOPIA interface. The near-end line loopback is illustrated in Figure 2-13.

2.9 Loopback Modes

ATM Physical Interface Devices—ATM PHY





2.9.2 UTOPIA Loopbacks

UTOPIA loopback is enabled or disabled in bit 0 of the CLKREC register (0x01). When UTOPIA loopback is enabled, all received cells in the UTOPIA FIFO are passed to the transmit FIFO for transmission on the Transmit Line Interface. The receive UTOPIA bus is placed in a high-impedance state. (See Figure 2-14).

2.9 Loopback Modes





2.9.3 Source Loopback

Source loopback is enabled and disabled in bit 2 the CLKREC register (0x01). When source loopback is enabled, all data transmitted by the RS825x is also looped back through the Receive Line Interface. Data from the PMD is ignored. (See Figure 2-15).

2.9 Loopback Modes

ATM Physical Interface Devices—ATM PHY





This chapter provides application examples for the RS825x. A system application shows the RS8251 connected in a NIC application using Rockwell's RS8235 SAR and a Cat 5 PMD. All board layouts, schematics and the parts list are available from Rockwell. Sample source code for the PHY and SAR can be obtained from Rockwell. Only minor customization, verification and compliance testing need to be completed by the OEM prior to production.

3.1 System Application

Figure 3-1 illustrates how the RS8251 is connected to a Rockwell RS8234 or RS8235 SAR.

3.1 System Application

ATM Physical Interface Devices—ATM PHY





3.2 PECL Applications

Evaluation board schematics for the RS8235/RS8251 NIC are shown in the three fold-out pages at the end of this chapter.

3.2 PECL Applications

This section provides application examples for the PECL interface.

3.2.1 RS825x to 3.3 V PMD

When using the RS825x with a 3.3 V PMD, ensure that the lines are properly terminated. The recommended scheme is shown in Figure 3-2. Resistors R_1 and R_2 must satisfy two equations.

First, since the Vcc supply and ground both provide a path for the high frequency current, resistors R_1 and R_2 are treated as if they were in parallel, ignoring the extremely high impedance of the PECL input.

$$Z_0 = \frac{R_1 \times R_2}{(R_1 + R_2)}$$

where: Z_0 is the characteristic impedance of the circuit board trace. This matching network should be as close to the destination as possible. An overview of circuit board trace impedance is given in Section 3.2.4.

Second, R_1 and R_2 form a voltage divider network that establishes the low-level voltage.

$$V_{il} = \frac{V_{cc} \times R_2}{(R_1 + R_2)}$$

For example: if $Z_0 = 50 \Omega$, $V_{il} = 1.65 V$, and $V_{cc} = 3.3 V$ then $R_1 = 100 \Omega$ and $R_2 = 100 \Omega$.

Figure 3-2. RS825x to 3.3 V PMD Diagram



3.2 PECL Applications

ATM Physical Interface Devices—ATM PHY

3.2.2 RS825x to 5 V PMD Inputs

When connecting the RS825x 3.3 V PECL outputs to 5 V PECL inputs, ensure that the lines are properly terminated. In addition, the input voltage levels must be shifted. Both can be accomplished by the circuit in Figure 3-3.

The termination impedance is given by:

$$Z_0 = \frac{(R_3 + R_4) \times R_5}{(R_3 + R_4 + R_5)}$$

The outputs of the RS825x need to be biased near V_{ref} (2.0 V). Therefore:

$$V_{ref} = \frac{V_{cc} \times R_5}{(R_3 + R_4 + R_5)}$$

Furthermore, V_{ih} and V_{il} going to the PMD are given by:

$$V_{ih} = \frac{(V_{cc} - V_{oh}) \times R_4}{(R_3 + R_4)} + V_{oh}$$

where: V_{oh} is the high level output from the RS825x and:

$$V_{il} = \frac{(R_3 + R_4) \times V_{cc}}{(R_3 + R_4 + R_5)}$$

Using the values:

$$R_{3} = 75 \Omega$$

$$R_{4} = 52 \Omega$$

$$R_{5} = 82.5 \Omega$$

$$V_{oh} = 2.5 V$$
results in:
$$V_{ref} = 1.968 V$$

$$V_{ih} = 3.52 V$$

$$V_{ii} = 3.21 V$$

These values are well within the desired ranges and provide adequate voltage differential for the PMD.

Figure 3-3. RS825x to 5 V PMD Inputs Diagram



3.2 PECL Applications

3.2.3 RS825x to 5 V PMD Outputs

The recommended termination and level shifting circuit for connecting 5.0 V PECL outputs to the RS825x's 3.3 V PECL inputs is shown in Figure 3-4. The line termination impedance is shown in the following equation:

$$Z_0 = \frac{(R_7 + R_8) \times R_6}{(R_6 + R_7 + R_8)}$$

The outputs of the 5 V PECL should be biased at around V_{ref} , which is generally V_{cc} -2.0. Therefore:

$$3.0V = \frac{(R_7 + R_8) \times V_{cc}}{(R_6 + R_7 + R_8)}$$

If you select:

 $R_{6} = 82.5 \Omega$ $R_{7} = 56 \Omega$ $R_{8} = 75 \Omega$ $Z_{0} = 50 \Omega$

Then the low level input voltage, V_{il}, going to the RS825x is:

$$V_{il} = \frac{5.0 \times R_8}{(R_6 + R_7 + R_8)} = 1.76V$$

This is well below the maximum of V_{ref} -0.06 V.

Given that the V_{oh} for 5 V PECL is around $V_{cc}\mbox{-}1.3$ V, then V_{ih} for the RS825x is:

$$V_{ih} = \frac{3.7 \times R_8}{(R_7 + R_8)} = 2.1V$$

Not only is this above the minimum (V $_{ref}$ + 0.06), but it provides a differential of 340 mV.





3.2 PECL Applications

3.2.4 PECL Layout

All PECL traces must be treated as transmission lines. Therefore, standard high-speed practices must be followed, including:

- Keep traces as short as reasonable.
- Do not allow traces to cross discontinuities in the ground/power planes.
- Use separate Power and Ground planes.
- Terminate all inputs and outputs as described above.
- Place the terminating resistors as close to the destination IC as possible.
- Do not route signal traces through the board through vias.
- Check that each IC has two high-quality RF bypass capacitors that are at least an order of magnitude apart; e.g., 200 pF and 0.1 μ F.
- Avoid 90 degree turns in trace routing.
- Ensure that the trace width results in a line impedance that matches the input impedance of the load. Trace width can be found from the formula:

$$w = \left(7.745 \times h \times e^{-\left[\frac{\sqrt{e_r + 1.41} \times Z_0}{87}\right]}\right) - \frac{t}{0.8}$$

where: w = trace width

 Z_0 = characteristic line impedance

h = board thickness (not including copper layers)

t = thickness of copper layers

 e_r = relative dielectric constant of the board

Using the generic values $Z_0 = 50 \Omega$, h = 0.060, t = 0.0015 and $e_r = 4.8$ results in a width (w) of 0.11 inches.

The ideal PECL Layout is shown in Figure 3-5.

Figure 3-5. PECL Layout Diagram (3.3 V Inputs)



3.2.5 The RS825x/RS8235 Network Interface Card Reference Design

The following schematic shows a single-port RS8251 implementing the ATM forum standard for 155 Mbps over Cat 5 twisted pair in a network interface card, NIC, with the Rockwell RS8235 SAR. This design was developed to as a low cost, ATM-to-the-desktop example. Board layout details, including Gerber files, are available free of charge from Rockwell (contact your sales representative). While this design is fully functional, no guarantee regarding suitability for manufacture is implied.

The RS8235 Segmentation and Reassembly device integrates ATM terminal functions, PCI Bus Master and Slave controllers, and a UTOPIA interface with service specific functions in a single package. The RS8235 generates and terminates ATM traffic as well as automatically scheduling cells for transmission. The RS8235 is targeted at cost-sensitive 155 Mbps throughput systems where the performance of the overall system is critical but the number of VCCs is not large. The SAR defaults to UTOPIA Level 2 mode, so if Level 1 is desired, it must be reset to that mode before operation.

The major design considerations of this application are the following:

- StatOut Indicators: In this design only the LOCD output line, StatOut[0] (pin 5), has a status LED. LEDs can be connected to other StatOut pins to provide additional system status. Two lines, StatOut[6] and StatOut[7], are used to control the PMD. Because of this, StatPinMode, bit 2 of the GEN register (0x00), must be written to a logic "1." This places the output pins under software control. Software must read the appropriate pins and set them in the OutStat register (0x02).
- UTOPIA: URxClav and URxSOC have pull-down resistors to prevent problems during boot-up and before software has a chance to reprogram the SAR to UTOPIA level 1. Since this is not a multi-PHY design, the UTOPIA address lines are tied low to match the default port address of the RS825x.
- 3.3 Volt regulator: This regulator was included to support legacy motherboards without 3.3 volts on the PCI connector. It can be omitted for designs that are to be used only in systems with 3.3 volts on the PCI connector.
- ML6674CH UTP Transceiver: The Micro Linear ATM 155 Mbps UTP Transceiver is also known as a PMD. This device accepts data in NRZ format from the PECL interface and outputs it on the line using a current loop transmitter. Likewise, incoming data is converted to NRZ format at the appropriate PECL levels. In addition, the transceiver corrects baseline wander and performs adaptive equalization. In this application, the TXOFF* and LPBK* inputs of the ML6674 are under software control through the StatOut pins of the PHY.
- PE-68508: These transformers provide isolation between the PMD and the physical wire of the network.


1

2

3

4

A		В		C			
							-
C15 CC 10	+5V +5V C22 CC CC CC CC CC CC CC CC C	VR1 C2940A 3_3V ³ GND C8 +10 +10 -	$\begin{array}{c} +3V \\ \hline \\ C24 \\ CC \\ 10 \\ \hline \\ 01 \\ \hline 01$				
					PCI CONNE	CTOR	
_	U6		_	TCK	NEG_12V B2 TCK PO	TRSTA1 S_12V	TRST
LADDR 0 1 LADDR 1 2	A0 A17 44 LADDR15 A1 A16 43 LADDR14			PCITDO	GND B4TDO	TMS A3	TMS PCITDI
LADDR 2 3 LADDR 3 4	$\begin{array}{ccc} A2 & A15 \\ A3 & \overline{OE} \end{array} \begin{array}{c} 42 & LADDR13 \\ \hline 41 & \overline{MOE} \end{array}$				H+5V H+5V	H+5V	HINT
LADDR 4 5 MCS 0 6	$\begin{array}{ccc} A4 & \hline UB \\ \hline CS & \hline LB \\ \hline \end{array} \begin{array}{c} 40 & MWE1 \\ \hline 39 & \overline{MWE0} \\ \hline \end{array}$			-	B7INTB B8INTD	INTCA7 H+5V	
LDATA0 7 LDATA1 8	IO1 IO16 38 LDATA15 IO2 IO15 37 LDATA14		•	GND	B9PRSNT1 B10RSVD1	rsvd3 a9 H+5V	
LDATA2 9 LDATA3 10	IO3 IO14 36 LDATAI3 IO4 IO13 35 LDATAI2			GND	B11PRSNT2	RSVD4A11	
+3V 11 GDD 12	$\begin{array}{c} vcc1 \ vss2 \ \hline 33 \ +3V \\ vss1 \ vcc2 \ \hline 33 \ +3V \\ \hline \end{array}$			-	B14RSVD2	RSVD5 A14	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	HCLK	GND B16CLK	RST A15 H+5V	HRST
LDATA6 15 LDATA7 16	107 1010 30 LDATA9 108 109 29 LDATA8			HREQ	GND B18REQ	GNT A17 GND	HGNT
MWR 17 LADDR5 18	A5 A14 27 LADDR12			HAD31	H+5V B20 AD31	RSVD6 A19 AD30 A20	HAD30
LADDR6 19 LADDR7 20	A6 A13 26 LADDR11 A7 A12 25 LADDR10			HAD29	B21AD29 GND	+3V AD28 A22	HAD28
LADDR8 21 LADDR16 22	A8 A11 24 LADDR9 A9 A10 23 LADDR17			HAD27 HAD25	B23AD27 B24AD25	ad26 a23 GND	HAD26
Configured	for 256K16			HC/BE3	+3V B26C_BE3	AD24 A25 IDSEL A26	HAD24 HIDSEL
64Kx16 I	nstalled			HAD23	B27AD23 GND	+3V AD22 A28	HAD22
				HAD21 HAD19	B29AD21	AD20 A29	HAD20
	J ⁵			HAD17	+3V B32AD17	AD18 A31	HAD18 HAD16
	ŶĮ.			HC/BE2	B33C_BE2 GND	+3V	HERAME
			-	HIRDY	B35IRDY	GND	HTRDY
	117		•	HDEVSEL	B37DEVSEL GND	GND	HSTOP
-				HDERR	B39LOCK	+3V	
LADDR 0 1 LADDR 1 2	A0 A17 A1 A16 A1 LADDR15 A1 A16			USEDD	+3V	SBONE A41	
LADDR2 3 LADDR3 4	A2 A15 42 LADDR13 A3 OE 41 MOE		•		+ 3V	GND PAR A43	HPAR
LADDR 4 5 MCS0 6	$\begin{array}{cccc} A4 & \hline \\ A4 & \hline \\ CS & LB \\ \hline \\ B9 & \hline \\ MWE2 \\ \hline \\ \end{array}$			HAD14	B44C_BE1 B45AD14	AD15 A44 +3V	HADIS
LDATA16 7 LDATA17 8	IO1 IO16 38 LDATA31			HAD12	GND B47 AD12	AD13 A46 AD11 A47	HAD13 HAD11
LDATA18 9 LDATA19 10	102 1015 103 1014 36 LDATA29			HAD10	B48AD10 GND	GND AD09 A49	HAD9
+3V 11 GND 12	VCC1 VSS2 34 GND 33 +3V				KEY	-	
LDATA20 13	VSSI VCC2 IO5 IO12 31 LDATA27 31 LDATA26		<u> </u>	HAD8 HAD7	B52 AD08 B53 AD07	C_BE0 + 3V	HC/BE0
	IO6 IO11 IDATA25 IO7 IO10 30 LDATA25		-	HAD5	+3V B55AD05	AD06 A54	HAD6 HAD4
MWR 17	$\frac{108}{\text{WE}} \frac{109}{\text{NC}} \stackrel{28}{28} 1000000000000000000000000000000000000$			HAD3	B56AD03 GND	GND	HAD2
LADDR5 18 LADDR6 19	A5 A14 27 LADDR12 A6 A13 26 LADDR11		•	HAD1	B58 AD01 H+5V	AD02 AD00 H+5V	HAD0
LADDR 7 20 LADDR 8 21	A7 A12 25 LADDR10 A8 A11 24 LADDR9			-	B60ACK64 H+5V	REQ64 H+5V	
LADDR16 22	A9 A10 23 LADDR17				H+5V	H+5V	
Configured 64Kx16 II	for 256K16 istalled				J1		

С



SCALE: NONE BT00-X720-B.002P

D

7-28-1998_15:36

 $_{\rm SHEET} 2$ of 3



3.2 PECL Applications

4.0 Registers

The RS825x registers are used to control and observe the device's operations. A list of these control and status registers, buffers, and counters is presented in Table 4-1. All registers are 8 bits wide. All control registers can be read to verify contents.

Note: Control bits that do not have a defined function are reserved and must be written to zero.

Some of these registers are active only in the WAN devices, and are labelled as (WAN) under the register name.

Address	Name	Туре	OneSec Latching	neSec Description	
0x00	GEN	R/W	_	General Control Register	page 6
0x01	CLKREC	R/W	_	Clock Recovery Control Register	page 7
0x02	OUTSTAT	R/W	_	Output Pin Control Register	page 8
0x03	VERSION	R	_	Part Number/Version Status Register	page 8
0x04	CGEN	R/W	_	Cell Generation Control Register	page 9
0x05	IDLPAY	R/W	_	Transmit Idle Cell Payload Control Register	page 10
0x06	ERRINS	R/W ⁽¹⁾	—	Error Insertion Control Register	page 26
0x07	ERRPAT	R/W	_	Error Pattern Control Register	page 27
0x08	CVAL	R/W	_	Cell Validation Control Register	page 15
0x09	APSTHRESH (WAN)	R/W	_	APS Threshold Control Register	page 33
0x0A	UTOP1	R/W	_	Utopia Control Register 1	page 24
0x0B	UTOP2	R/W	_	Utopia Control Register 2	page 25
0x0C	TXSEC	R/W	—	Transmit Section Overhead Control Register	page 27
0x0D	TXLIN	R/W	_	Transmit Line Overhead Control Register	page 28
0x0E	ТХРТН	R/W	_	Transmit Path Overhead Control Register	page 29
0x0F	_	_	—	Unused	-
0x10	TXK1 (WAN)	R/W	_	Transmit K1 Overhead Control Register	page 30

Table 4-1. Control and Status Registers (1 of 5)

Address	Name	Туре	OneSec Latching	Description	Page Number
0x11	TXK2 (WAN)	R/W	_	Transmit K2 Overhead Control Register	page 30
0x12	TXS1 (WAN)	R/W	_	Transmit S1 Overhead Status Register	page 31
0x13	TXC2	R/W	_	Transmit C2 Overhead Control Register	page 30
0x14	RXK1 (WAN)	R	_	Receive K1 Overhead Status Register	page 33
0x15	RXK2 (WAN)Low Byte	R	_	Receive K2 Overhead Status Register	page 34
0x16	RXS1 (WAN)	R	_	Receive S1 Overhead Status Register	page 34
0x17	_	-	_	Unused	_
0x18	RXC2	R	_	Receive C2 Overhead Status Register	page 35
0x19	RXG1	R	_	Receive G1 Overhead Status Register	page 35
0x1A	_	-	_	Unused	_
0x1B	_	_	_	Unused	_
0x1C	TXHDR1	R/W	_	Transmit Cell Header Control Register 1	page 10
0x1D	TXHDR2	R/W	_	Transmit Cell Header Control Register 2	page 11
0x1E	TXHDR3	R/W	_	Transmit Cell Header Control Register 3	page 11
0x1F	TXHDR4	R/W	_	Transmit Cell Header Control Register 4	page 12
0x20	TXIDL1	R/W	_	Transmit Idle Cell Header Control Register 1	page 12
0x21	TXIDL2	R/W	_	Transmit Idle Cell Header Control Register 2	page 13
0x22	TXIDL3	R/W	_	Transmit Idle Cell Header Control Register 3	page 13
0x23	TXIDL4	R/W	_	Transmit Idle Cell Header Control Register 4	page 14
0x24	RXHDR1	R/W	_	Receive Cell Header Control Register 1	page 16
0x25	RXHDR2	R/W	_	Receive Cell Header Control Register 2	page 16
0x26	RXHDR3	R/W	_	Receive Cell Header Control Register 3	page 17
0x27	RXHDR4	R/W	_	Receive Cell Header Control Register 4	page 17
0x28	RXMSK1	R/W	_	Receive Cell Mask Control Register 1	page 18
0x29	RXMSK2	R/W	_	Receive Cell Mask Control Register 2	page 18
0x2A	RXMSK3	R/W	_	Receive Cell Mask Control Register 3	page 19
0x2B	RXMSK4	R/W	_	Receive Cell Mask Control Register 4	page 19

 Table 4-1. Control and Status Registers (2 of 5)

Table 4-1.	Control and Status Registers	(3 of 5)
------------	------------------------------	----------

Address	Name	Туре	OneSec Latching	Description	Page Number
0x2C	RXIDL1	R/W	_	Receive Idle Cell Header Control Register 1	page 20
0x2D	RXIDL2	R/W	_	Receive Idle Cell Header Control Register 2	page 20
0x2E	RXIDL3	R/W	_	Receive Idle Cell Header Control Register 3	page 21
0x2F	RXIDL4	R/W	_	Receive Idle Cell Header Control Register 4	page 21
0x30	IDLMSK1	R/W	_	Receive Idle Cell Mask Control Register 1	page 22
0x31	IDLMSK2	R/W	_	Receive Idle Cell Mask Control Register 2	page 22
0x32	IDLMSK3	R/W	_	Receive Idle Cell Mask Control Register 3	page 23
0x33	IDLMSK4	R/W	_	Receive Idle Cell Mask Control Register 4	page 23
0x34	ENSUMINT	R/W	_	Summary Interrupt Mask Control Register	page 36
0x35	ENSEC	R/W	_	Receive Section Interrupt Mask Control Register	page 37
0x36	ENLIN	R/W	—	Receive Line Interrupt Mask Control Register	page 37
0x37	ENPTH	R/W	_	Receive Path Interrupt Mask Control Register	page 38
0x38	ENCELLT	R/W	_	Transmit Cell Interrupt Mask Control Register	page 39
0x39	ENCELLR	R/W	—	Receive Cell Interrupt Mask Control Register	page 40
0x3A	ENAPS (WAN)	R/W	_	APS Interrupt Mask Control Register	page 38
0x3B	_	_	_	Unused	_
0x3C	SUMINT	R	_	Summary Interrupt Indication Status Register	page 41
0x3D	SECINT	R	_	Receive Section Interrupt Indication Status Register	page 42
0x3E	LININT	R	_	Receive Line Interrupt Indication Status Register	page 42
0x3F	PTHINT	R	_	Receive Path Interrupt Indication Status Register	page 43
0x40	TXCELLINT	R	_	Transmit Cell Interrupt Indication Status Register	page 44
0x41	RXCELLINT	R	_	Receive Cell Interrupt Indication Status Register	page 44
0x42	APSINT (WAN)	R	_	APS Interrupt Indication Status Register	page 43
0x43	_	_	_	Unused	—
0x44	—	_	_	Unused	—
0x45	RXSEC	R[7:2] R/W[1:0]	√ ⁽²⁾	Receive Section Overhead Status Register	page 45
0x46	RXLIN	R[7:2] R/W[1:0]	✓ ⁽²⁾	Receive Line Overhead Status Register	page 45

Address	Name	Туре	OneSec Latching	Description	Page Number
0x47	RXPTH	R	✓ ⁽²⁾	Receive Path Overhead Status Register	page 46
0x48	TXCELL	R	✓ ⁽²⁾	Transmit Cell Status Register	page 47
0x49	RXCELL	R	√ ⁽²⁾	Receive Cell Status Register	page 47
0x4A	RXAPS (WAN)	R	_	Receive APS Status Register	page 46
0x4B	—	—	—	unused	—
0x4C	LOCDCNT	R	✓ ⁽³⁾	LOCD Event Counter	page 48
0x4D	CORRCNT	R	✓ ⁽³⁾	Corrected HEC Error Counter	page 48
0x4E	UNCCNT	R	✓ ⁽³⁾	Uncorrected HEC Error Counter	page 49
0x4F	OOFCNT	R	✓ ⁽³⁾	OOF Event Counter	page 50
0x50	B2CNTL	R	✓ ⁽³⁾	Line BIP Error Counter (Low Byte)	page 50
0x51	B2CNTM	R	✓ ⁽³⁾	Line BIP Error Counter (Mid Byte)	page 50
0x52	B2CNTH	R	✓ ⁽³⁾	Line BIP Error Counter (High Byte)	page 51
0x53	_	_	_	Unused	_
0x54	B1CNTL	R	✓ ⁽³⁾	Section BIP Error Counter (Low Byte)	page 51
0x55	B1CNTH	R	✓ ⁽³⁾	Section BIP Error Counter (High Byte)	page 52
0x56	B3CNTL	R	✓ ⁽³⁾	Path BIP Error Counter (Low Byte)	page 52
0x57	B3CNTH	R	✓ ⁽³⁾	Path BIP Error Counter (High Byte)	page 53
0x58	LFCNTL	R	✓ ⁽³⁾	Line FEBE Error Counter (Low Byte)	page 53
0x59	LFCNTM	R	✓ ⁽³⁾	Line FEBE Error Counter (Mid Byte)	page 54
0x5A	LFCNTH	R	✓ ⁽³⁾	Line FEBE Error Counter (High Byte)	page 54
0x5B	_	_	_	unused	_
0x5C	PFCNTL	R	✓ ⁽³⁾	Path FEBE Error Counter (Low Byte)	page 55
0x5D	PFCNTH	R	✓ ⁽³⁾	Path FEBE Error Counter (High Byte)	page 55
0x5E	NONCNTL	R	✓ ⁽³⁾	Non-Matching Cell Counter (Low Byte)	page 56
0x5F	NONCNTH	R	✓ ⁽³⁾	Non-Matching Cell Counter (High Byte)	page 56
0x60	TXCNTL	R	✓ ⁽³⁾	Transmitted Cell Counter (Low Byte)	page 57

 Table 4-1. Control and Status Registers (4 of 5)

Address	Name	Туре	OneSec Latching	Description	Page Number
0x61	TXCNTM	R	✓ ⁽³⁾	Transmitted Cell Counter (Mid Byte)	page 57
0x62	TXCNTH	R	✓ ⁽³⁾	Transmitted Cell Counter (High Byte)	page 58
0x63	—	_	_	Unused	—
0x64	RXCNTL	R	✓ ⁽³⁾	Received Cell Counter (Low Byte)	page 58
0x65	RXCNTM	R	✓ ⁽³⁾	Received Cell Counter (Mid Byte)	page 59
0x66	RXCNTH	R	✓ ⁽³⁾	Received Cell Counter (High Byte)	page 59
0x67	_	_	_	Unused	_
0x68	TXSECBUF	R/W	_	Transmit Section Trace Circular Buffer	page 28
0x69	TXPTHBUF	R/W	_	Transmit Path Trace Circular Buffer	page 29
0x6A	RXSECBUF	R/W	_	Receive Section Trace Circular Buffer	page 32
0x6B	RXPTHBUF	R/W	_	Receive Path Trace Circular Buffer	page 32
0x6C	_	_	_	Unused	_
0x6D	_	_	_	Unused	_
0x6E	—	_	_	Unused	—
0x6F	_	_	_	Unused	_
0x70-0x7F	_	_	_	Unused	_
Notes: 1. T	hese bits are clea	ired automat	tically by interna	Il circuitry after the indicated error insertion has taken pla	ce. Clearing

Table 4-1. Control and Status Registers (50	f 5)
---	----	------

takes precedence over a simultaneous write operation to this register.Enabled by setting EnStatLat in the General Control Register (0x00), bit 5 to a logic 1.

3. Enabled by setting EnCntrLat in General Control Register (0x00), bit 4 to a logic 1.

4.1 General Use Registers

This section describes several registers that are used for basic functions of the device.

0x00—GEN (General Control Register)

The GEN register controls the receiver hold input pin, one-second latch enables, block mode error counting, status pin selection, and device reset.

Bit	Default	Name	Description
7	0	_	Reserved, set to "0."
6	0	EnIntPin	When written to a logic 1, this bit enables the MInt* pin (pin 6).
5	0	EnStatLat	When written to a logic "1," this bit enables One-second Status Latching. When one-second status latching is enabled, the registers indicated in Table 4-1, footnote 2, will be updated with new status information after a rising edge of the OneSecIn pin (pin 33). Status information in these registers will be updated continuously if one-second status latching is disabled.
4	0	EnCntrLat	When written to a logic "1," this bit enables One-second Counter Latching. When one-second counter latching is enabled, the registers indicated in Table 4-1, footnote 3, will be updated with new count information after a rising edge of the OneSecIn pin (pin 33). Count information in these registers will be updated continuously if one-second counter latching is disabled.
3	0	BlkMode	When written to a logic "1," this bit enables the Block Error Mode operation for BIP and FEBE counters. When this mode is enabled, a received BIP (section, line and path) or FEBE (line and path) error will increment the counter value by one count for each errored frame. There are 5 counters; B1Cnt, B2Cnt, B3Cnt, LFCnt and PFCnt. When this bit is written to "0," the actual number of BIP or FEBE errors received is added to the counter value.
2	0	StatPinMode	 When written to a logic "1," this bit enables the Status Output Pin Mode. When this mode is enabled, the StatOut[7:0] pins reflect the values in the OUTSTAT control register (0x02). When this bit is written to "0," output status for LOS, OOF, LOP, AIS-L, RDI-L, AIS-P, RDI-P and LOCD appears on the StatOut[7:0] pins or Data Link outputs. <i>NOTE:</i> This feature is overridden by the Data Link enables: EnTxSecDL (bit 6) in the TXSEC register (0x0C), EnTxLinDL (bit 4) in the TXLIN register (0x0D), EnRx-SecDL (bit 0), and EnRxLinDL (bit 1) in the RXLIN register (0x46). See section Section 2.4.3.4.
1	0	LgcRst	When written to a logic 1, this bit initiates a Logic Reset. When the device resets, all internal state machines are reset, but all registers (0x00 to 0x7F) listed as "Type: W/R" in Table 4-1 are unaltered.
0	0	MstRst	When written to a logic "1," this bit initiates a device Master Reset. When the device resets, internal state machines are held in reset, all registers (0x00 to 0x7F) assume their default values and Bits 1-7 in this register are overwritten with their default values.

4.1 General Use Registers

0x01—CLKREC (Clock Recovery Control Register)

The CLKREC register controls the clock recovery and loopback testing capabilities of the device.

Bit	Default	Name	Description	
7	0	InvTxClk	When written to a logic "1," this bit inverts the Transmit Clock output on LTxClk0+/- (pins 50, 51).	
6	0	InvRxClk	This bit selects the type of Receive Clock sampling when using external clock recovery (Bit 5 is written to "1"). When written to "1," the receive clock samples data on the falling edge. When written to "0," the receive clock samples data on the rising edge. When Bit 5 is written to "0," the setting of this bit has no effect.	
5	0	ExtClkRec	When written to a logic "1," this bit enables External Clock Recovery. When enabled, the internal clock recovery circuit is bypassed. When written to "0," internal clock recovery is used.	
4	0	TxClkSel(1)	These bits in combination provide the Transmit Clock Select as follows:	
3	0	TxClkSel(0)	 00 - TX clock synthesized from external 19.44 MHz input on PLLClk 01 - TX clock synthesized from recovered receive clock (loop timing) 10 - TX clock synthesized from external 8 kHz input on 8khzln 11 - TX clock from external 155.52 MHz input on TxClkl+/- 	
2	0	SrcLoop	When written to a logic "1," this bit invokes a source loopback. The receiver clock and data inputs are connected to the transmitter clock and data inputs. See Section 2.9 for more information.	
1	0	LinLoop	When written to a logic "1," this bit enables Near-end Line Loopback. When enabled, the received line clock and data inputs are connected to line transmitter outputs. See Section 2.9 for more information.	
0	0	UtopLoop	When written to a logic "1," this bit enables UTOPIA Loopback. When enabled, the received UTOPIA clock and data outputs are connected to UTOPIA transmitter inputs. The UTOPIA bus is placed in a high-impedance state. See Section 2.9 for more information.	

4.1 General Use Registers

ATM Physical Interface Devices—ATM PHY

0x02—OUTSTAT (Output Pin Control Register)

The OUTSTAT register contains the values that will be reflected on the StatOut[7:0] pins when register 0x00 (GEN), bit 2 is written to "1," enabling Status Output Pin Mode.

Bit	Default	Name	Description
7	0	Outstat[7]	Value to be reflected to StatOut[7] pin.
6	0	Outstat[6]	Value to be reflected to StatOut[6] pin.
5	0	Outstat[5]	Value to be reflected to StatOut[5] pin.
4	0	Outstat[4]	Value to be reflected to StatOut[4] pin.
3	0	Outstat[3]	Value to be reflected to StatOut[3] pin.
2	0	Outstat[2]	Value to be reflected to StatOut[2] pin.
1	0	Outstat[1]	Value to be reflected to StatOut[1] pin.
0	0	Outstat[0]	Value to be reflected to StatOut[0] pin.

0x03—VERSION (Part Number/Version Status Register)

The VERSION register is used to identify the Rockwell device and its revision level.

Bit	Default	Name	Description
7	WAN - 0 LAN - 1	Part[3] - MSB	This is the part number that uniquely identifies the RS825x device. The part number for the WAN RS825x (RS8250, RS8252, and RS8254) is 0111. The part number for
6	1	Part[2]	the LAN RS825x (RS8251, RS8253, and RS8255) is 1111.
5	1	Part[1]	
4	1	Part[0] - LSB	
3	0	Ver[3] - MSB	This is the version number that uniquely identifies the specific version of the RS825x
2	0	Ver[2]	device. Version numbers start at 1 for the first version and are incremented for each revision thereafter.
1	1	Ver[1]	
0	1	Ver[0] - LSB	

4.2 Cell Transmit Control Registers

4.2 Cell Transmit Control Registers

This section describes the control registers used for transmission of traffic.

0x04—CGEN (Cell Generation Control Register)

The CGEN register controls the device's cell generation functions.

Bit	Default	Name	Description
7	0	Dishec	When written to a logic "1," this bit disables internal generation of the HEC field. When disabled, the HEC field from the Utopia interface remains unchanged in the outgoing cell. When written to "0," HEC is internally calculated and inserted in the outgoing cell.
6	1	EnTxCos	When written to a logic "1," this bit enables the Transmitter HEC Coset. When written to "0," the HEC Coset is disabled.
5	1	EnTxCellScr	When written to a logic "1," this bit enables the x ⁴³ +1 Transmit Cell Scrambler in the cell generator. When written to "0," the Cell Scrambler is disabled.
4	0	InsGFC	When written to a logic "1," this bit inserts a Generic Flow Control (GFC) field in the outgoing header from the TXHDR registers. When written to "0," the GFC field comes from the UTOPIA interface.
3	0	InsVPI	When written to a logic "1," this bit inserts a Virtual Path Identifier (VPI) field in the outgoing header from the TXHDR registers. When written to "0," the VPI field comes from the UTOPIA interface.
2	0	InsVCI	When written to a logic "1," this bit inserts a Virtual Channel Identifier (VCI) field in the outgoing header from the TXHDR registers. When written to "0," the VCI field comes from the UTOPIA interface.
1	0	InsPT	When written to a logic "1," this bit inserts a Payload Type (PT) field in the outgoing header from the TXHDR registers. When written to "0," the PT field comes from the UTOPIA interface.
0	0	InsCLP	When written to a logic "1," this bit inserts a Cell Loss Priority (CLP) bit in the outgoing header from bit 0 in the TXHDR4 register (0x1F). When written to "0," the CLP field comes from the UTOPIA interface.

4.2 Cell Transmit Control Registers

ATM Physical Interface Devices—ATM PHY

0x05—IDLPAY (Transmit Idle Cell Payload Control Register)

The IDLPAY register contains the transmit idle cell payload.

Bit	Default	Name	Description
7	0	IdlPay[7]	These bits hold the Transmit Idle Cell Payload values for outgoing idle cells.
6	1	IdlPay[6]	
5	1	IdlPay[5]	
4	0	IdlPay[4]	
3	1	IdlPay[3]	
2	0	IdlPay[2]	
1	1	IdlPay[1]	
0	0	IdlPay[0]	

0x1C—TXHDR1 (Transmit Cell Header Control Register 1)

The TXHDR1 register contains the first byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.5.

Bit	Default	Name	Description
7	0	TxHdr1[7]	These bits hold the Transmit Header values for Octet 1 of the outgoing cell. Insertion of
6	0	TxHdr1[6]	the bits is controlled by register UXU4 (CGEN).
5	0	TxHdr1[5]	GFC bits. (Bit 7 is the GFC MSB.)
4	0	TxHdr1[4]	
3	0	TxHdr1[3]	
2	0	TxHdr1[2]	VPI bits. (Bit 3 is the GFC MSB.)
1	0	TxHdr1[1]	
0	0	TxHdr1[0]	

0x1D—TXHDR2 (Transmit Cell Header Control Register 2)

The TXHDR2 register contains the second byte of the Transmit Cell Header. (See TXHDR1.)

Bit	Default	Name	Description
7	0	TxHdr2[7]	These bits hold the Transmit Header values for Octet 2 of the outgoing cell. Insertion of
6	0	TxHdr2[6]	the bits is controlled by the CGEN register (0x04).
5	0	TxHdr2[5]	VPI bits. (Bit 4 is the VPI LSB.)
4	0	TxHdr2[4]	
3	0	TxHdr2[3]	
2	0	TxHdr2[2]	VCI bits. (BIT 3 is the VCI MSB.)
1	0	TxHdr2[1]	
0	0	TxHdr2[0]	

0x1E—TXHDR3 (Transmit Cell Header Control Register 3)

The TXHDR3 register contains the third byte of the Transmit Cell Header. (See TXHDR1.)

Bit	Default	Name	Description
7	0	TxHdr3[7]	These bits hold the Transmit Header values for Octet 3 of the outgoing cell. Insertion of
6	0	TxHdr3[6]	the bits is controlled by the CGEN register (0x04).
5	0	TxHdr3[5]	
4	0	TxHdr3[4]	VCI bits. (Bit 0 is the VCI LSB.)
3	0	TxHdr3[3]	
2	0	TxHdr3[2]	
1	0	TxHdr3[1]	
0	0	TxHdr3[0]	

4.2 Cell Transmit Control Registers

0x1F—TXHDR4 (Transmit Cell Header Control Register 4)

The TXHDR4 register contains the fourth byte of the Transmit Cell Header. (See TXHDR1.)

Bit	Default	Name	Description
7	0	TxHdr4[7]	These bits hold the Transmit Header values for Octet 4 of the outgoing cell. Insertion of
6	0	TxHdr4[6]	the bits is controlled by the CGEN register (0x04).
5	0	TxHdr4[5]	VCI bits. (Bit 4 is the VCI LSB).
4	0	TxHdr4[4]	
3	0	TxHdr4[3]	
2	0	TxHdr4[2]	Payload-type bits
1	0	TxHdr4[1]	
0	0	TxHdr4[0]	Cell Loss Priority bit

0x20—TXIDL1 (Transmit Idle Cell Header Control Register 1)

The TXIDL1 register contains the first byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells that are transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.5.

Bit	Default	Name	Description
7	0	TxIdI1[7]	These bits hold the Transmit Idle Cell Header values for Octet 1 of the outgoing cell.
6	0	TxIdI1[6]	GFC bits. (Bit 7 is the GFC MSB.)
5	0	TxIdI1[5]	
4	0	TxIdI1[4]	
3	0	TxIdI1[3]	
2	0	TxIdI1[2]	VPI bits. (Bit 3 is the VPI MSB.)
1	0	TxIdI1[1]	
0	0	TxIdI1[0]	

4.2 Cell Transmit Control Registers

0x21—TXIDL2 (Transmit Idle Cell Header Control Register 2)

The TXIDL2 register contains the second byte of the Transmit Idle Cell Header. (See TXIDL1.)

Bit	Default	Name	Description
7	0	TxIdI2[7]	These bits hold the Transmit Idle Cell Header values for Octet 2 of the outgoing cell.
6	0	TxIdl2[6]	VPI bits. (Bit 4 is the VPI LSB.)
5	0	TxIdl2[5]	
4	0	TxIdl2[4]	
3	0	TxIdl2[3]	
2	0	TxIdl2[2]	VCI bits. ((Bit 3 is the VCI MSB.)
1	0	TxIdl2[1]	
0	0	TxIdI2[0]	

0x22—TXIDL3 (Transmit Idle Cell Header Control Register 3)

The TXIDL3 register contains the third byte of the Transmit Idle Cell Header. (See TXIDL1.)

Bit	Default	Name	Description
7	0	TxIdI3[7]	These bits hold the Transmit Idle Cell Header values for Octet 3 of the outgoing cell.
6	0	TxIdI3[6]	
5	0	TxIdI3[5]	
4	0	TxIdI3[4]	VCI bits
3	0	TxIdI3[3]	
2	0	TxIdI3[2]	
1	0	TxIdI3[1]	
0	0	TxIdI3[0]	

4.2 Cell Transmit Control Registers

ATM Physical Interface Devices—ATM PHY

0x23—TXIDL4 (Transmit Idle Cell Header Control Register 4)

The TXIDL4 register contains the fourth byte of the Transmit Idle Cell Header. (See TXIDL1.)

Bit	Default	Name	Description
7	0	TxIdI4[7]	These bits hold the Transmit Idle Cell Header values for Octet 4 of the outgoing cell.
6	0	TxIdI4[6]	VCI bits. (Bit 4 is the VCI LSB.)
5	0	TxIdI4[5]	
4	0	TxIdI4[4]	
3	0	TxIdI4[3]	
2	0	TxIdI4[2]	Payload-type bits
1	0	TxIdI4[1]	
0	1	TxIdI4[0]	Cell Loss Priority bit

4.3 Cell Receive Control Registers

4.3 Cell Receive Control Registers

This section describes the control registers used for reception of traffic.

0x08—CVAL (Cell Validation Control Register)

The CVAL register controls the validation of incoming cells to be received across the UTOPIA interface.

Bit	Default	Name	Description
7	0	RejHdr	When written to a logic "1," this bit enables the Reject Header function. When enabled, cells with matching headers are rejected and all others are accepted. When written to "0," cells with headers matching the RXHDRx/RXMSKx definition are accepted.
6	1	Delldle	When written to a logic "1," this bit enables the Deletion of Idle Cells. When enabled, cells matching the RXIDL/IDLMSK definition are deleted from the received cell stream. When written to "0," idle cells are included in the received stream.
5	1	EnRxCellScr	When written to a logic "1," this bit enables the $x^{43}\mbox{+}1$ Cell Scrambler in the cell receiver.
4	1	EnRxCos	When written to a logic "1," this bit enables the Receiver HEC Coset.
3	0	EnHdrCorr	When written to a logic "1," this bit enables the HEC Correction state machine. When written to "0," only HEC error detection is performed.
2	0	DisHECChk	When written to a logic "1," this bit disables HEC Checking. When disabled, HEC checking is not performed as a cell validation criteria.
1	0	DisCellRcvr	When written to a logic "1," this bit disables the Cell Receiver. When disabled, all cell reception is disabled on the next cell boundary. When written to "0," cell reception begins or resumes on the next cell boundary. See also UtopDis (bit 5) in the 0x0B–UTOP2 Register.
0	0	DisLOCD	When written to a logic "1," this bit disables Loss of Cell Delineation. When disabled, cells are passed to the UTOPIA port even if cell delineation has not been found. When written to "0," cells are passed to the UTOPIA port only while cell alignment has been achieved.

4.3 Cell Receive Control Registers

ATM Physical Interface Devices—ATM PHY

0x24—RXHDR1 (Receive Cell Header Control Register 1)

The RXHDR1 register contains the first byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask Registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxHdr1[7]	These bits hold the Receive Header values for Octet 1 of the incoming cell.
6	0	RxHdr1[6]	
5	0	RxHdr1[5]	
4	0	RxHdr1[4]	
3	0	RxHdr1[3]	
2	0	RxHdr1[2]	
1	0	RxHdr1[1]	
0	0	RxHdr1[0]	

0x25—RXHDR2 (Receive Cell Header Control Register 2)

The RXHDR2 register contains the second byte of the Receive Cell Header. (See RXHDR1.)

Bit	Default	Name	Description
7	0	RxHdr2[7]	These bits hold the Receive Header values for Octet 2 of the incoming cell.
6	0	RxHdr2[6]	
5	0	RxHdr2[5]	
4	0	RxHdr2[4]	
3	0	RxHdr2[3]	
2	0	RxHdr2[2]	
1	0	RxHdr2[1]	
0	0	RxHdr2[0]	

4.3 Cell Receive Control Registers

0x26—RXHDR3 (Receive Cell Header Control Register 3)

The RXHDR3 register contains the third byte of the Receive Cell Header. (See RXHDR1.)

Bit	Default	Name	Description
7	0	RxHdr3[7]	These bits hold the Receive Header values for Octet 3 of the incoming cell.
6	0	RxHdr3[6]	
5	0	RxHdr3[5]	
4	0	RxHdr3[4]	
3	0	RxHdr3[3]	
2	0	RxHdr3[2]	
1	0	RxHdr3[1]	
0	0	RxHdr3[0]	

0x27—RXHDR4 (Receive Cell Header Control Register 4)

The RXHDR4 register contains the fourth byte of the Receive Cell Header. (See RXHDR1.)

Bit	Default	Name	Description
7	0	RxHdr4[7]	These bits hold the Receive Header values for Octet 4 of the incoming cell.
6	0	RxHdr4[6]	
5	0	RxHdr4[5]	
4	0	RxHdr4[4]	
3	0	RxHdr4[3]	
2	0	RxHdr4[2]	
1	0	RxHdr4[1]	
0	0	RxHdr4[0]	

4.3 Cell Receive Control Registers

0x28—RXMSK1 (Receive Cell Mask Control Register 1)

The RXMSK1 register contains the first byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header Register. Setting a bit in the Mask Register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to "1," causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	1	RxMsk1[7]	These bits hold the Receive Header Mask for Octet 1 of the incoming cell.
6	1	RxMsk1[6]	
5	1	RxMsk1[5]	
4	1	RxMsk1[4]	
3	1	RxMsk1[3]	
2	1	RxMsk1[2]	
1	1	RxMsk1[1]	
0	1	RxMsk1[0]	

0x29—RXMSK2 (Receive Cell Mask Control Register 2)

The RXMSK2 register contains the second byte of the Receive Cell Mask. (See RXMSK1.)

Bit	Default	Name	Description
7	1	RxMsk2[7]	These bits hold the Receive Header Mask for Octet 2 of the incoming cell.
6	1	RxMsk2[6]	
5	1	RxMsk2[5]	
4	1	RxMsk2[4]	
3	1	RxMsk2[3]	
2	1	RxMsk2[2]	
1	1	RxMsk2[1]	
0	1	RxMsk2[0]	

0x2A—RXMSK3 (Receive Cell Mask Control Register 3)

The RXMSK3 register contains the third byte of the Receive Cell Mask. (See RXMSK1.)

Bit	Default	Name	Description
7	1	RxMsk3[7]	These bits hold the Receive Header Mask for Octet 3 of the incoming cell.
6	1	RxMsk3[6]	
5	1	RxMsk3[5]	
4	1	RxMsk3[4]	
3	1	RxMsk3[3]	
2	1	RxMsk3[2]	
1	1	RxMsk3[1]	
0	1	RxMsk3[0]	

0x2B—RXMSK4 (Receive Cell Mask Control Register 4)

The RXMSK4 register contains the fourth byte of the Receive Cell Mask. (See RXMSK1.)

Bit	Default	Name	Description
7	1	RxMsk4[7]	These bits hold the Receive Header Mask for Octet 4 of the incoming cell.
6	1	RxMsk4[6]	
5	1	RxMsk4[5]	
4	1	RxMsk4[4]	
3	1	RxMsk4[3]	
2	1	RxMsk4[2]	
1	1	RxMsk4[1]	
0	1	RxMsk4[0]	

4.3 Cell Receive Control Registers

ATM Physical Interface Devices—ATM PHY

0x2C—RXIDL1 (Receive Idle Cell Header Control Register 1)

The RXIDL1 register contains the first byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6, in the CVAL register (0x08) is set to "1." This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxIdI1[7]	These bits hold the Receive Idle cell header for Octet 1 of the incoming cell.
6	0	RxIdI1[6]	
5	0	RxIdI1[5]	
4	0	RxIdI1[4]	
3	0	RxIdI1[3]	
2	0	RxIdI1[2]	
1	0	RxIdI1[1]	
0	0	RxIdI1[0]	

0x2D—RXIDL2 (Receive Idle Cell Header Control Register 2)

The RXIDL2 register contains the second byte of the Receive Idle Cell Header. (See RXIDL1.)

Bit	Default	Name	Description
7	0	RxIdl2[7]	These bits hold the Receive Idle cell header for Octet 2 of the incoming cell.
6	0	RxIdl2[6]	
5	0	RxIdl2[5]	
4	0	RxIdI2[4]	
3	0	RxIdl2[3]	
2	0	RxIdI2[2]	
1	0	RxIdl2[1]	
0	0	RxIdl2[0]	

4.3 Cell Receive Control Registers

0x2E—RXIDL3 (Receive Idle Cell Header Control Register 3)

The RXIDL3 register contains the third byte of the Receive Idle Cell Header. (See RXIDL1.)

Bit	Default	Name	Description
7	0	RxIdl3[7]	These bits hold the Receive Idle cell header for Octet 3 of the incoming cell.
6	0	RxIdl3[6]	
5	0	RxIdl3[5]	
4	0	RxIdl3[4]	
3	0	RxIdl3[3]	
2	0	RxIdl3[2]	
1	0	RxIdI3[1]	
0	0	RxIdI3[0]	

0x2F—RXIDL4 (Receive Idle Cell Header Control Register 4)

The RXIDL4 register contains the fourth byte of the Receive Idle Cell Header. (See RXIDL1.)

Bit	Default	Name	Description
7	0	RxIdI4[7]	These bits hold the Receive Idle cell header for Octet 4 of the incoming cell.
6	0	RxIdI4[6]	
5	0	RxIdI4[5]	
4	0	RxIdI4[4]	
3	0	RxIdI4[3]	
2	0	RxIdI4[2]	
1	0	RxIdI4[1]	
0	1	RxIdI4[0]	

4.3 Cell Receive Control Registers

ATM Physical Interface Devices—ATM PHY

0x30—IDLMSK1 (Receive Idle Cell Mask Control Register 1)

The IDLMSK1 register contains the first byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the RXIDL1 register. Setting a bit in the Mask Register causes the corresponding bit in the received ATM idle cell header to be disregarded for screening. For example, setting IDLMSK1, bit 0 to "1," causes cells to be accepted as ATM idle cells with either 1 or 0 in the octet 1, bit 0 position. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	IdlMsk1[7]	These bits hold the Receive Idle cell header mask for Octet 1 of the incoming cell.
6	0	IdlMsk1[6]	
5	0	IdlMsk1[5]	
4	0	IdlMsk1[4]	
3	0	IdlMsk1[3]	
2	0	IdlMsk1[2]	
1	0	IdlMsk1[1]	
0	0	IdlMsk1[0]	

0x31—IDLMSK2 (Receive Idle Cell Mask Control Register 2)

The IDLMSK2 register contains the second byte of the Receive Idle Cell Mask. (See RXMSKL1.)

Bit	Default	Name	Description
7	0	IdIMsk2[7]	These bits hold the Receive Idle cell header mask for Octet 2 of the incoming cell.
6	0	IdIMsk2[6]	
5	0	IdIMsk2[5]	
4	0	IdIMsk2[4]	
3	0	IdIMsk2[3]	
2	0	IdIMsk2[2]	
1	0	IdlMsk2[1]	
0	0	IdIMsk2[0]	

4.3 Cell Receive Control Registers

0x32—IDLMSK3 (Receive Idle Cell Mask Control Register 3)

The IDLMSK3 register contains the third byte of the Receive Idle Cell Mask. (See RXMSKL1.)

Bit	Default	Name	Description
7	0	IdlMsk3[7]	These bits hold the Receive Idle cell header mask for Octet 3 of the incoming cell.
6	0	ldlMsk3[6]	
5	0	IdlMsk3[5]	
4	0	ldlMsk3[4]	
3	0	IdlMsk3[3]	
2	0	ldlMsk3[2]	
1	0	ldlMsk3[1]	
0	0	ldlMsk3[0]	

0x33—IDLMSK4 (Receive Idle Cell Mask Control Register 4)

The IDLMSK4 register contains the fourth byte of the Receive Idle Cell Mask. (See RXMSKL1.)

Bit	Default	Name	Description
7	0	IdlMsk4[7]	These bits hold the Receive Idle cell header mask for Octet 4 of the incoming cell.
6	0	ldlMsk4[6]	
5	0	ldlMsk4[5]	
4	0	IdlMsk4[4]	
3	0	IdlMsk4[3]	
2	0	IdlMsk4[2]	
1	0	IdlMsk4[1]	
0	0	ldlMsk4[0]	

4.4 UTOPIA Control Registers

This section describes the control registers for the UTOPIA block of the device.

0x0A—UTOP1 (UTOPIA Control Register 1)

The UTOP1 register controls the mode of operation for the UTOPIA interface.

Bit	Default	Name	Description
7	0	TxReset	When written to a logic 1, this bit resets the transmit FIFO pointers. This reset should only be used as a test function since it can create short cells.
6	0	RxReset	When written to a logic 1, this bit resets the receive FIFO pointers. This reset should only be used as a test function since it can create short cells.
5	1	UtopMode	When written to a logic "1," this bit enables Utopia Level 2 Mode. When written to a logic "0," Utopia Level 1 operation is enabled.
4	1	Handshake	When written to a logic "1," this bit enables cell handshaking. When written to a logic "0," octet handshaking is enabled.
3	0	BusWidth	When written to a logic "1," this bit enables the 8-bit bus. When written to a logic "0," the 16-bit bus is enabled.
2	0	Odd/Even	This bit determines Odd/Even Parity. When written to a logic "1," even parity is generated and checked. When written to a logic "0," odd parity is generated and checked.
1	0	TxFill[1]	These bits set the Transmit FIFO Fill Level threshold for UTxCIAv (pin 89).
0	0	TxFill[0]	00 - UTxClav indicates full after 1 more cell 01 - UTxClav indicates full after 2 more cells 10 - UTxClav indicates full after 3 more cells 11 - UTxClav indicates full after 3 more cells

4.4 UTOPIA Control Registers

0x0B—UTOP2 (UTOPIA Control Register 2)

The UTOP2 register contains the multi-PHY address value for the device.

Bit	Default	Name	Description
7	0	Test 1	This is a test function, set to a logic 0.
6	0	Test 2	This is a test function, set to a logic 0.
5	0	UtopDis	When written to a logic 1, this bit disables the UTOPIA receiver outputs. (This must not be confused with the DisCellRcvr bit, which completely stops cell processing). The UtopDis bit puts the receive side of the UTOPIA outputs (i.e., URxData[15:0], URxPrty, URxSOC, URxClav, and UTxClav) in a high impedance state.
4	0	MphyAddr[4] - MSB	These bits hold the Multi-PHY Device Address.
3	0	MphyAddr[3]	
2	0	MphyAddr[2]	
1	0 ⁽¹⁾	MphyAddr[1]	
0	0 ⁽¹⁾	MphyAddr[0] - LSB	
Notes: 1. The dual and quad devices, RS8252/3/4/5, have a multi-PHY default address of 00000 for port A and 00001 for port B Additionally, quad devices, RS8254/5, have a multi-PHY default address of 000010 for port C and 00011 for port D.			

4.5 SONET Overhead Transmit Control Registers

This section describes the control registers used for SONET Overhead transmission.

0x06—ERRINS (Error Insertion Control Register)

The ERRINS register controls error insertion into various octets for diagnostic purposes. These bits are cleared automatically by internal circuitry after the indicated error insertion has taken place. Clearing takes precedence over a simultaneous write operation to this register.

Bit	Default	Name	Description
7	0	InsFrErr	When written to a logic "1," this bit inverts the A1 bytes for one transmit frame. When written to "0," the A1 bytes are not inverted.
6	0	InsB1Err	This bit XORs the B1 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B1 byte for one transmit frame only.
5	0	InsB2Err1	This bit XORs the B2-1 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B2-1 byte for one transmit frame only.
4	0	InsB2Err2	This bit XORs the B2-2 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B2-2 byte for one transmit frame only.
3	0	InsB2Err3	This bit XORs the B2-3 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B2-3 byte for one transmit frame only.
2	0	InsB3Err	This bit XORs the B3 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B3 byte for one transmit frame only.
1	0	InsHECErr	This bit XORs the HEC byte with the ERRPAT register (0x07) value and inserts the new value into the transmitted HEC byte for one transmit cell only.
0	0	—	Reserved, set to "0."

0x07—ERRPAT (Error Pattern Control Register)

The ERRPAT register provides the error pattern for the error insertion functions listed in the ERRINS register. Each bit in the error pattern register is XORed with the corresponding bit of the octet to be errored.

Bit	Default	Name	Description
7	0	ErrPat[7]	Error pattern bit 7.
6	0	ErrPat[6]	Error pattern bit 6.
5	0	ErrPat[5]	Error pattern bit 5.
4	0	ErrPat[4]	Error pattern bit 4.
3	0	ErrPat[3]	Error pattern bit 3.
2	0	ErrPat[2]	Error pattern bit 2.
1	0	ErrPat[1]	Error pattern bit 1.
0	0	ErrPat[0]	Error pattern bit 0.

0x0C—TXSEC (Transmit Section Overhead Control Register)

The TXSEC register controls transmission of various octets in the Section Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	DisTxScr	When written to a logic "1," this bit disables the Transmit Frame Scrambler. When written to "0," scrambling is enabled.
6	0	EnTxSecDL	When written to a logic "1," this bit enables the Transmit D1/D2/D3 bytes of the Data Link. When written to "0," these bytes are forced to all "00."
5	0	EnSecTr	When written to a logic "1," this bit enables the Section Trace Message (J0). When written to "0," the J0 will contain 01. The Z0/Z0 bytes will contain 02/03 regardless of the Bit 5 setting.
4	0	DisA1A2	When this bit is written to a logic "1," the A1/A2 Overhead bytes are forced to "00," When written to "0," the A1/A2 Overhead bytes contain their default values (F6/28).
3	0	DisB1	When written to a logic "1," this bit disables the BIP calculation for the Section Overhead. When disabled, the B1 byte is set to "00." When written to "0," the BIP calculation is enabled and the result is placed in the B1 byte.
2	0	InsAllZer	When written to a logic "1," this bit inserts "0s" after the Transmit Frame Scrambler output. When written to "0," cell/overhead data is transmitted.
1	0	TxFrmPulOut	This bit selects the type of output sent to the TxFrameRef pin (pin 35). When written to a logic "1," the transmit octet clock (19.44 MHz) is present. When written to a logic "0," a Transmit Frame Pulse (8 kHz) is present.
0	0	TxFrmPulPol	This bit selects the polarity of the TxFrameRef pin (pin 35). When written to a logic "1," the frame pulse output is an active high. When written to "0," the frame pulse output is an active low.

4.5 SONET Overhead Transmit Control Registers

ATM Physical Interface Devices—ATM PHY

0x68—TXSECBUF (Transmit Section Trace Circular Buffer)

The TXSECBUF buffer, the J0 byte, is used to transmit repeatedly a 64-byte, fixed-length string so that a receiving terminal in a section can verify its continued connection to the intended transmitter. This buffer is also used as a Section trace for SDH.

Bit	Default	Name	Description
7	х	TxSecBuf[7]	Transmit Section Trace Circular Buffer bit 7.
6	х	TxSecBuf[6]	Transmit Section Trace Circular Buffer bit 6.
5	х	TxSecBuf[5]	Transmit Section Trace Circular Buffer bit 5.
4	х	TxSecBuf[4]	Transmit Section Trace Circular Buffer bit 4.
3	х	TxSecBuf[3]	Transmit Section Trace Circular Buffer bit 3.
2	х	TxSecBuf[2]	Transmit Section Trace Circular Buffer bit 2.
1	x	TxSecBuf[1]	Transmit Section Trace Circular Buffer bit 1.
0	x	TxSecBuf[0]	Transmit Section Trace Circular Buffer bit 0.

0x0D—TXLIN (Transmit Line Overhead Control Register)

The TXLIN register controls the transmission of various octets in the Line Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	STMMode	When written to a logic "1," this bit enables the STM-1 Mode pointer. When enabled, the H1/H2 bytes will be 6A/0A. When written to "0," the H1/H2 bytes will be 62/0A. Bit 6 (DisPntr) will override this function.
6	0	DisPntr	When this bit is written to a logic "1," the H1/H2 Overhead bytes are forced to "33," When written to "0," the H1/H2 Overhead bytes contain the values set in Bit 7.
5	0	DisB2	When written to a logic "1," this bit disables the BIP calculations for the Line Overhead. When disabled, the B2 bytes are set to "00." When written to "0," the BIP calculations are enabled and the results are placed in the B2 bytes.
4	0	EnTxLinDL	When written to a logic "1," this bit enables the Transmit D4-D12 bytes of the Data Link. When written to "0," these bytes are forced to all "00."
3	0	InsLnAIS	When written to a logic "1," this bit inserts Line AIS. All bits except the section overhead octets are written to a logic "1" prior to scrambling. When written to "0," Line AIS is not inserted.
2	0	InsLnRDI	When written to a logic "1," this bit inserts Line RDI. K2 bits 6, 7, and 8 are set to 110. When written to "0," K2 bits 6, 7, and 8 are set to the values of the bits 6, 7, and 8 in the TxK2 register.
1	1	AutoLnRDI	When written to a logic "1," this bit enables Automatic Line RDI. When enabled, line RDI is automatically generated upon reception of LOS, LOF, or AIS-L. When written to "0," Automatic Line RDI is disabled.
0	1	AutoLnFEBE	When written to a logic "1," this bit enables Automatic Line FEBE. When written to "1," line FEBE codes are automatically inserted upon reception of line BIP errors. When written to "0," Automatic Line FEBE is disabled.

0x0E—TXPTH (Transmit Path Overhead Control Register)

The TXPTH register controls the transmission of various octets in the Path Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	EnPthTr	When written to a logic "1," this bit enables the Path Trace Message (J1). When written to "0," the J1 byte will contain "00."
6	0	DisB3	When written to a logic "1," this bit disables the BIP calculation for the Path Overhead. When disabled, the B3 byte is set to "00." When written to "0," the BIP calculation is enabled and the result is placed in the B3 byte.
5	1	AutoPthFEBE	When written to a logic "1," this bit enables Automatic Path FEBE. When enabled, path FEBE codes are automatically inserted upon reception of path BIP errors. When written to "0," Automatic Path FEBE is not enabled.
4	0	InsPthAIS	When written to a logic "1," this bit inserts Path AIS. When written to "0," Path AIS is not inserted.
3	0	TxRDI[5]	This value is mapped to Transmit RDI bit 5 in the G1 path overhead octet.
2	0	TxRDI[6]	This value is mapped to Transmit RDI bit 6 in the G1 path overhead octet.
1	1	TxRDI[7]	This value is mapped to Transmit RDI bit 7 in the G1 path overhead octet.
0	1	AutoPthRDI	When written to a logic "1," this bit enables Automatic Path RDI. When enabled, path RDI is automatically generated for at least 10 frames upon reception of LOS, LOF, LOP, AIS-L, AIS-P, UNEQ-P, or PLM-P. When written to "0," path RDI (G1, bits 5-7) is inserted from bits 3:1 of this register.

0x69—TXPTHBUF (Transmit Path Trace Circular Buffer)

The TXPTHBUF buffer, the J1 byte, is used to transmit repeatedly a 64-byte, fixed-length string so that a receiving terminal in a path can verify its continued connection to the intended transmitter.

Bit	Default	Name	Description
7	х	TxPthBuf[7]	Transmit Path Trace Circular Buffer bit 7.
6	х	TxPthBuf[6]	Transmit Path Trace Circular Buffer bit 6.
5	х	TxPthBuf[5]	Transmit Path Trace Circular Buffer bit 5.
4	х	TxPthBuf[4]	Transmit Path Trace Circular Buffer bit 4.
3	х	TxPthBuf[3]	Transmit Path Trace Circular Buffer bit 3.
2	х	TxPthBuf[2]	Transmit Path Trace Circular Buffer bit 2.
1	х	TxPthBuf[1]	Transmit Path Trace Circular Buffer bit 1.
0	х	TxPthBuf[0]	Transmit Path Trace Circular Buffer bit 0.

4.5 SONET Overhead Transmit Control Registers

0x10—TXK1 (Transmit K1 Overhead Control Register) (WAN Only)

The TXK1 register controls the K1 byte in the transport overhead. The K1 and K2 bytes are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bit	Default	Name	Description
7	0	TxK1[1]	Transmit value for K1 Overhead Octet - Bit 1 (MSB)
6	0	TxK1[2]	Transmit value for K1 Overhead Octet - Bit 2
5	0	TxK1[3]	Transmit value for K1 Overhead Octet - Bit 3
4	0	TxK1[4]	Transmit value for K1 Overhead Octet - Bit 4
3	0	TxK1[5]	Transmit value for K1 Overhead Octet - Bit 5
2	0	TxK1[6]	Transmit value for K1 Overhead Octet - Bit 6
1	0	TxK1[7]	Transmit value for K1 Overhead Octet - Bit 7
0	0	TxK1[8]	Transmit value for K1 Overhead Octet - Bit 8 (LSB)

0x11—TXK2 (Transmit K2 Overhead Control Register) (WAN Only)

The TXK2 register controls the K2 byte in the transport overhead. The K1 byte and bits 0-5 of the K2 byte are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal. This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bits 6-8 of the K2 byte are allocated for Alarm Indication Signal (AIS) and Remote Defect Indicator (RDI). These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7	0	TxK2[1]	Transmit value for K2 Overhead Octet - Bit 1 (MSB)
6	0	TxK2[2]	Transmit value for K2 Overhead Octet - Bit 2
5	0	TxK2[3]	Transmit value for K2 Overhead Octet - Bit 3
4	0	TxK2[4]	Transmit value for K2 Overhead Octet - Bit 4
3	0	TxK2[5]	Transmit value for K2 Overhead Octet - Bit 5
2	0	TxK2[6]	Transmit value for K2 Overhead Octet - Bit 6
1	0	TxK2[7]	Transmit value for K2 Overhead Octet - Bit 7
0	0	TxK2[8]	Transmit value for K2 Overhead Octet - Bit 8 (LSB)

0x12—TXS1 (Transmit S1 Overhead Control Register) (WAN Only)

The TXS1 register controls the S1 byte in the transport overhead. This byte is allocated for transporting synchronization status messages. This byte is defined only for the first STS-1 of the STS-3c signal. These messages provide an indication of the quality level of the synchronization source of the Sonet signal.

This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bit	Default	Name	Description
7	0	TxS1[1]	Transmit value for S1 Overhead Octet - Bit 1 (MSB)
6	0	TxS1[2]	Transmit value for S1 Overhead Octet - Bit 2
5	0	TxS1[3]	Transmit value for S1 Overhead Octet - Bit 3
4	0	TxS1[4]	Transmit value for S1 Overhead Octet - Bit 4
3	0	TxS1[5]	Transmit value for S1 Overhead Octet - Bit 5
2	0	TxS1[6]	Transmit value for S1 Overhead Octet - Bit 6
1	0	TxS1[7]	Transmit value for S1 Overhead Octet - Bit 7
0	0	TxS1[8]	Transmit value for S1 Overhead Octet - Bit 8 (LSB)

0x13—TXC2 (Transmit C2 Overhead Control Register)

The TXC2 register controls the C2 byte in the transport overhead. This byte is allocated to identify the construction and content of the STS-level SPE.

Bit	Default	Name	Description
7	0	TxC2[1]	Transmit value for C2 Overhead Octet - Bit 1 (MSB)
6	0	TxC2[2]	Transmit value for C2 Overhead Octet - Bit 2
5	0	TxC2[3]	Transmit value for C2 Overhead Octet - Bit 3
4	1	TxC2[4]	Transmit value for C2 Overhead Octet - Bit 4
3	0	TxC2[5]	Transmit value for C2 Overhead Octet - Bit 5
2	0	TxC2[6]	Transmit value for C2 Overhead Octet - Bit 6
1	1	TxC2[7]	Transmit value for C2Overhead Octet - Bit 7
0	1	TxC2[8]	Transmit value for C2 Overhead Octet - Bit 8 (LSB)

4.6 SONET Overhead Receive Control Registers

This section describes the control registers used for SONET Overhead reception.

0x6A—RXSECBUF (Receive Section Trace Circular Buffer)

The RXSECBUF buffer, the J0 byte, is used to receive repeatedly a 64-byte, fixed-length string so that a receiving terminal in a section can verify its continued connection to the intended transmitter. This buffer is also used as a Section trace for SDH.

Bit	Default	Name	Description
7	х	RxSecBuf[7]	Receive Section Trace Circular Buffer Bit 7.
6	х	RxSecBuf[6]	Receive Section Trace Circular Buffer Bit 6.
5	х	RxSecBuf[5]	Receive Section Trace Circular Buffer Bit 5.
4	х	RxSecBuf[4]	Receive Section Trace Circular Buffer Bit 4.
3	х	RxSecBuf[3]	Receive Section Trace Circular Buffer Bit 3.
2	х	RxSecBuf[2]	Receive Section Trace Circular Buffer Bit 2.
1	х	RxSecBuf[1]	Receive Section Trace Circular Buffer Bit 1.
0	х	RxSecBuf[0]	Receive Section Trace Circular Buffer Bit 0.

0x6B—RXPTHBUF (Receive Path Trace Circular Buffer)

The RXSECBUF buffer is used to receive repeatedly a 64-byte, fixed-length string so that a receiving terminal in a path can verify its continued connection to the intended transmitter.

Bit	Default	Name	Description
7	х	RxPthBuf[7]	Receive Path Trace Circular Buffer Bit 7.
6	х	RxPthBuf[6]	Receive Path Trace Circular Buffer Bit 6.
5	х	RxPthBuf[5]	Receive Path Trace Circular Buffer Bit 5.
4	х	RxPthBuf[4]	Receive Path Trace Circular Buffer Bit 4.
3	х	RxPthBuf[3]	Receive Path Trace Circular Buffer Bit 3.
2	х	RxPthBuf[2]	Receive Path Trace Circular Buffer Bit 2.
1	х	RxPthBuf[1]	Receive Path Trace Circular Buffer Bit 1.
0	х	RxPthBuf[0]	Receive Path Trace Circular Buffer Bit 0.
4.6 SONET Overhead Receive Control Registers

0x09—APSTHRESH (APS Threshold Control Register) (WAN Only)

The APSTHRESH register sets the threshold value for Signal Fail and Signal Degrade Alarm generation. Bits 7-4 are the signal fail threshold exponent (default = 10^{-3}) and bits 3-0 are the signal degrade threshold exponent (default = 10^{-6}).

This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bit	Default	Name	Description
7	0	SFThresh[3]	Threshold exponent value for setting signal fail status - Bit 3 (MSB)
6	0	SFThresh[2]	Threshold exponent value for setting signal fail status - Bit 2
5	1	SFThresh[1]	Threshold exponent value for setting signal fail status - Bit 1
4	1	SFThresh[0]	Threshold exponent value for setting signal fail status - Bit 0 (LSB)
3	0	SDThresh[3]	Threshold exponent value for setting signal degrade status - Bit 3 (MSB)
2	1	SDThresh[2]	Threshold exponent value for setting signal degrade status - Bit 2
1	1	SDThresh[1]	Threshold exponent value for setting signal degrade status - Bit 1
0	0	SDThresh[0]	Threshold exponent value for setting signal degrade status - Bit 0 (LSB)

0x14—RXK1 (Receive K1 Overhead Status Register) (WAN Only)

The RXK1 register is provides K1 overhead status. The K1 and K2 bytes are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bit	Default	Name	Description
7	х	RxK1[1]	Receive value for K1 Overhead Octet - Bit 1 (MSB)
6	х	RxK1[2]	Receive value for K1 Overhead Octet - Bit 2
5	х	RxK1[3]	Receive value for K1 Overhead Octet - Bit 3
4	х	RxK1[4]	Receive value for K1 Overhead Octet - Bit 4
3	х	RxK1[5]	Receive value for K1 Overhead Octet - Bit 5
2	х	RxK1[6]	Receive value for K1 Overhead Octet - Bit 6
1	х	RxK1[7]	Receive value for K1 Overhead Octet - Bit 7
0	х	RxK1[8]	Receive value for K1 Overhead Octet - Bit 8 (LSB)

4.6 SONET Overhead Receive Control Registers

0x15—RXK2 (Receive K2 Overhead Status Register) (WAN Only)

The RXK2 register controls the K2 byte in the transport overhead. The K1 byte and bits 0-5 of the K2 byte are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal. This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bits 6-8 of the K2 byte are allocated for Alarm Indication Signal (AIS) and Remote Defect Indicator (RDI). These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7	х	RxK2[1]	Receive value for K2 Overhead Octet - Bit 1 (MSB)
6	х	RxK2[2]	Receive value for K2 Overhead Octet - Bit 2
5	х	RxK2[3]	Receive value for K2 Overhead Octet - Bit 3
4	х	RxK2[4]	Receive value for K2 Overhead Octet - Bit 4
3	х	RxK2[5]	Receive value for K2 Overhead Octet - Bit 5
2	х	RxK2[6]	Receive value for K2 Overhead Octet - Bit 6
1	х	RxK2[7]	Receive value for K2 Overhead Octet - Bit 7
0	х	RxK2[8]	Receive value for K2 Overhead Octet - Bit 8 (LSB)

0x16—RXS1 (Receive S1 Overhead Status Register) (WAN Only)

The RXS1 register provides S1 overhead status. This byte is allocated for transporting synchronization status messages. This byte is defined only for the first STS-1 of the STS-3c signal. These messages provide an indication of the quality level of the synchronization source of the Sonet signal.

This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bit	Default	Name	Description
7	х	RxS1[1]	Receive value for S1 Overhead Octet - Bit 1 (MSB)
6	х	RxS1[2]	Receive value for S1 Overhead Octet - Bit 2
5	х	RxS1[3]	Receive value for S1 Overhead Octet - Bit 3
4	х	RxS1[4]	Receive value for S1 Overhead Octet - Bit 4
3	х	RxS1[5]	Receive value for S1 Overhead Octet - Bit 5
2	х	RxS1[6]	Receive value for S1 Overhead Octet - Bit 6
1	х	RxS1[7]	Receive value for S1 Overhead Octet - Bit 7
0	х	RxS1[8]	Receive value for S1 Overhead Octet - Bit 8 (LSB)

0x18—RXC2 (Receive C2 Overhead Status Register)

The RXC2 register provides C2 overhead status. This byte is allocated to identify the construction and content of the STS-level SPE, and for STS Path Defect Indication (PDI-P). PDI-P indicates to downstream equipment that there is a payload defect.

Bit	Default	Name	Description
7	х	RxC2[1]	Receive value for C2 Overhead Octet - Bit 1 (MSB)
6	х	RxC2[2]	Receive value for C2 Overhead Octet - Bit 2
5	х	RxC2[3]	Receive value for C2 Overhead Octet - Bit 3
4	х	RxC2[4]	Receive value for C2 Overhead Octet - Bit 4
3	х	RxC2[5]	Receive value for C2 Overhead Octet - Bit 5
2	х	RxC2[6]	Receive value for C2 Overhead Octet - Bit 6
1	х	RxC2[7]	Receive value for C2 Overhead Octet - Bit 7
0	х	RxC2[8]	Receive value for C2 Overhead Octet - Bit 8 (LSB)

0x19—RXG1 (Receive G1 Overhead Status Register)

The RXG1 register is used to provide path status information to the originating terminal.

Bit	Default	Name	Description
7	0	—	Reserved, set to "0."
6	0	—	Reserved, set to "0."
5	0	—	Reserved, set to "0."
4	0	—	Reserved, set to "0."
3	х	RxRDI[5]	Received value of bit 5 of the G1 octet.
2	х	RxRDI[6]	Received value of bit 6 of the G1 octet.
1	х	RxRDI[7]	Received value of bit 7 of the G1 octet.
0	0	_	Reserved, set to "0."

4.7 Status and Interrupt Registers

These registers contain status and interrupt information.

0x34—ENSUMINT (Summary Interrupt Mask Control Register)

The ENSUMINT register determines which of the interrupts listed in register 0x3C (SUMINT) are observed on the MInt* (pin 6).

Bit	Default	Name	Description
7	1	EnSecInt	When written to a logic 1, this bit enables the SONET Section Overhead interrupt. It is a global disable for the SONET Section interrupt sources.
6	1	EnLinInt	When written to a logic 1, this bit enables the SONET Line Overhead interrupt. It is a global disable for the SONET Line interrupt sources.
5	1	EnPthInt	When written to a logic 1, this bit enables the SONET Path Overhead interrupt. It is a global disable for the SONET Path interrupt sources.
4	1	EnOneSecInt	When written to a logic "1," this bit enables the One Second Interrupt generated by the OneSecIn pin (pin 33) to appear on the MInt* output pin.
3	0	—	Reserved, set to "0."
2	1	EnAPSInt (WAN Only)	When written to a logic 1, this bit enables the APS interrupt. It is a global disable for the APS interrupt sources. Set to "0" in LAN parts.
1	1	EnRxCellInt	When written to a logic "1," this bit enables the Receive Cell Interrupt. It is a global disable for the RxCellInt interrupt sources.
0	1	EnTxCellInt	When written to a logic "1," this bit enables the Transmit Cell Interrupt. It is a global disable for the TxCellInt interrupt sources.

0x35—ENSEC (Receive Section Interrupt Mask Control Register)

The ENSEC register controls which of the interrupts listed in the SecInt register (0x3D) appear on the MInt* pin (pin 6), provided that EnSecInt (bit 7) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnSigDet	When written to a logic "1," this bit enables the Signal Detect Interrupt.
6	1	EnLOL	When written to a logic "1," this bit enables the Loss Of Lock Interrupt.
5	1	EnLOS	When written to a logic "1," this bit enables the Loss Of Signal Interrupt.
4	1	EnOOF	When written to a logic "1," this bit enables the Out Of Frame Interrupt.
3	1	EnLOF	When written to a logic "1," this bit enables the Loss Of Frame Interrupt.
2	1	EnB1Err	When written to a logic "1," this bit enables the Section BIP Error Interrupt.
1	1	EnSecTrace	When written to a logic "1," this bit enables the Section Trace Interrupt.
0	0	DisRxScr	When written to a logic "1," this bit disables the Receive Frame Scrambler. When written to "0," scrambling is enabled.

0x36—ENLIN (Receive Line Interrupt Mask Control Register)

The ENLIN register controls which of the interrupts listed in the LinInt register (0x3E) appear on the MInt* pin (pin 6), provided that EnLinInt (bit 6) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	Enlop	When written to a logic "1," this bit enables the LOP Interrupt.
6	1	EnK1K2	This bit is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255). When written to a logic "1," this bit enables the K1K2 Interrupt.
5	1	EnAIS-L	When written to a logic "1," this bit enables the AIS-L Interrupt.
4	1	EnRDI-L	When written to a logic "1," this bit enables the RDI-L Interrupt.
3	1	EnB2Err	When written to a logic "1," this bit enables the B2 Error Interrupt.
2	1	EnLnFEBE	When written to a logic "1," this bit enables the Line FEBE Error Interrupt.
1	0	—	Reserved, Set to "0."
0	1	EnS1Intr	This bit is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255). When written to a logic "1," this bit enables the S1 Byte Change Interrupt.

4.7 Status and Interrupt Registers

ATM Physical Interface Devices—ATM PHY

0x37—ENPTH (Receive Path Interrupt Mask Control Register)

The ENPTH register controls which of the interrupts listed in the PthInt register (0x3F) appear on the MInt* pin (pin 6), provided that EnPthInt (bit 5) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnAIS-P	When written to a logic "1," this bit enables the AIS-P Interrupt.
6	1	EnRDI-P	When written to a logic "1," this bit enables the RDI-P Interrupt.
5	1	EnB3Err	When written to a logic "1," this bit enables the B3 Error Interrupt.
4	1	EnPthFEBE	When written to a logic "1," this bit enables the Path FEBE Interrupt.
3	1	EnPLM-P	When written to a logic "1," this bit enables the Payload Label Mismatch-Path (PLM-P) Interrupt.
2	1	EnUneq-P	When written to a logic "1," this bit enables the STS Path Unequipped (Uneq-P) Interrupt.
1	1	EnPthTrace	When written to a logic "1," this bit enables the Path Trace Interrupt.
0	1	EnhanceRDI	When written to a logic "1," this bit enables the Enhanced RDI function. When written to "0," reduced RDI functionality detection is performed.

0x3A—ENAPS (APS Interrupt Mask Control Register) (WAN Only)

The ENAPS register controls which of the interrupts listed in the APSInt register (0x42) appear on the MInt* pin (pin 6), provided that EnAPSInt (bit 2) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bit	Default	Name	Description
7	0	—	Reserved, Set to "0."
6	0	—	Reserved, Set to "0."
5	0	—	Reserved, Set to "0."
4	1	EnPSBF	When written to a logic 1, this bit enables the Protection Switch Byte Failure (PSBF) Interrupt.
3	0	—	Reserved, Set to "0."
2	0	—	Reserved, Set to "0."
1	1	EnSigFail	When written to a logic 1, this bit enables the Signal Failure (SF) Interrupt.
0	1	EnSigDegrade	When written to a logic 1, this bit enables the Signal Degrade (SD) Interrupt.

4.7 Status and Interrupt Registers

0x38—ENCELLT (Transmit Cell Interrupt Mask Control Register)

The ENCELLT register controls which of the interrupts listed in the TxCellInt register (0x40) appear on the MInt* pin (pin 6), provided that EnTxCellInt (bit 0) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnParErr	When written to a logic "1," this bit enables the Parity Error Interrupt. When enabled, the interrupt will appear on the MInt* pin for the ParErr interrupt indication bit.
6	1	EnSOCErr	When written to a logic "1," this bit enables the Start of Cell Alignment Error Interrupt. When enabled, the interrupt will appear on the MInt* pin for the SOCErr interrupt indication bit.
5	1	EnTxOvfl	When written to a logic "1," this bit enables the Transmit FIFO Overflow Interrupt. When enabled, the interrupt will appear on the MInt* pin for the TxOvfl interrupt indication bit.
4	1	EnRxOvfl	When written to a logic "1," this bit enables the Receive FIFO Overflow Interrupt. When enabled, the interrupt will appear on the MInt* pin for the RxOvfl interrupt indication bit.
3	1	EnCellSent	When written to a logic "1," this bit enables the Cell Sent Interrupt. When enabled, the interrupt will appear on the MInt* pin for the CellSent interrupt indication bit.
2	0	—	Reserved, Set to "0."
1	0		Reserved, Set to "0."
0	0		Reserved, Set to "0."

4.7 Status and Interrupt Registers

ATM Physical Interface Devices—ATM PHY

0x39—ENCELLR (Receive Cell Interrupt Mask Control Register)

The ENCELLR register controls which of the interrupts listed in the RxCellInt register (0x41) appear on the MInt* pin (pin 6), provided that EnRxCellInt (bit 1) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnLOCD	When written to a logic "1," this bit enables a Loss of Cell Delineation Interrupt. When enabled, the interrupt will appear on the MInt* pin for the LOCD interrupt indication bit.
6	1	EnHECDet	When written to a logic "1," this bit enables a HEC Error Detected Interrupt. When enabled, the interrupt will appear on the MInt* pin for the HECDet interrupt indication bit.
5	1	EnHECCorr	When written to a logic "1," this bit enables a HEC Error Corrected Interrupt. When enabled, the interrupt will appear on the MInt* pin for the HECCorr interrupt indication bit.
4	0	—	Reserved, set to "0."
3	1	EnCellRcvd	When written to a logic "1," this bit enables a Cell Received Interrupt. When enabled, the interrupt will appear on the MInt* pin for the CellRcvd interrupt indication bit.
2	1	EnIdleRcvd	When written to a logic "1," this bit enables an Idle Cell Received Interrupt. When enabled, the interrupt will appear on the MInt* pin for the IdleRcvd interrupt indication bit.
1	1	EnNonMatch	When written to a logic "1," this bit enables a Non-matching Cell Received Interrupt. When enabled, the interrupt will appear on the MInt* pin for the NonMatch interrupt indication bit.
0	1	EnNonZerGFC	When written to a logic "1," this bit enables a Non-zero GFC Received Interrupt. When enabled, the interrupt will appear on the MInt* pin for the NonZerGFC interrupt indication bit.

0x3C—SUMINT (Summary Interrupt Indication Status Register)

The SUMINT register indicates data link interrupts, one-second interrupts, and additional summary interrupts.

Bit	Default	Name	Description	
7	x	SecInt ⁽²⁾	When a logic 1 is read, this bit indicates a SONET Section Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the SECINT register (0x3D).	
6	x	LinInt ⁽²⁾	When a logic 1 is read, this bit indicates a SONET Line Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the LININT register (0x3E).	
5	x	PthInt ⁽²⁾	When a logic 1 is read, this bit indicates a SONET Path Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the PTHINT register (0x3F).	
4	x	OneSecInt ⁽¹⁾	When a logic "1" is read, this bit indicates a One Second Interrupt. This interrupt signifies that a rising edge occurred on the OneSecIn pin (pin 33). The interrupt will be generated for each rising edge on the OneSecIn pin and is cleared upon a read of this status register.	
3	0	_	Reserved, set to "0."	
2	x	APSInt ⁽²⁾ (WAN Only)	When a logic 1 is read, this bit indicates an APS Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the APSINT register (0x42). Set this bit to "0" on LAN parts.	
1	x	RxCellInt ⁽²⁾	When a logic "1" is read, this bit indicates a Receive Cell Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the Receive Cell Indication Register (0x41).	
0	x	TxCellInt ⁽²⁾	When a logic "1" is read, this bit indicates a Transmit Cell/UTOPIA Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the Transmit Cell Indication Register (0x40).	
Notes: 2	 Single even interrupt These bits direction individual 	Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading this interrupt register clears this interrupt. These bits are summary indications of any interrupt events set in the indicated registers. These bits can serve as direction to which status registers need to be read next. These bits will be cleared when the interrupt bits in the indicated individual interrupt registers are read and cleared.		

4.7 Status and Interrupt Registers

ATM Physical Interface Devices—ATM PHY

0x3D—SECINT (Receive Section Interrupt Indication Status Register)

The SECINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description	
7	х	SigDetInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Signal Detect Interrupt has occurred.	
6	х	LOLInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss Of Lock Interrupt has occurred.	
5	х	LOSInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss Of Signal Interrupt has occurred.	
4	х	OOFInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Out Of Frame Interrupt has occurred.	
3	х	LOFInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss Of Frame Interrupt has occurred.	
2	х	B1ErrInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Section BIP Error Interrupt has occurred.	
1	х	SecTraceInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Section Trace Interrupt has occurred.	
0	0	—	Reserved, set to "0."	
Notes:	 Dual ever that this i Single ever interment 	Dual event—Either a 0 -> 1 or a 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt. Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this		

interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

0x3E—LININT (Receive Line Interrupt Indication Status Register)

The LININT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description	
7	Х	LOPInt ⁽¹⁾	When a logic 1 is read, this bit indicates that a LOP Interrupt has occurred.	
6	x	K1K2Int ⁽²⁾	This bit is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255). When a logic 1 is read, this bit indicates that a K1/K2 Interrupt has occurred.	
5	Х	AIS-Lint ⁽¹⁾	When a logic "1" is read, this bit indicates that a AIS-L Interrupt has occurred.	
4	х	RDI-Lint ⁽¹⁾	When a logic "1" is read, this bit indicates that a RDI-L Interrupt has occurred.	
3	х	B2ErrInt ⁽²⁾	When a logic "1" is read, this bit indicates that a B2 Error Interrupt has occurred.	
2	х	LnFEBEInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Line BIP Error Interrupt has occurred.	
1	0	—	Reserved, set to "0."	
0	х	S1Intr ⁽²⁾	This bit is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255). When a logic "1" is read, this bit indicates that an S1 Byte Change Interrupt has occurred.	
Notes:	 Dual even that this i Single even interrupt 	Dual event—Either a 0 -> 1 or a 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt. Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.		

4.7 Status and Interrupt Registers

0x3F—PTHINT (Receive Path Interrupt Indication Status Register)

The PTHINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description	
7	Х	AIS-PInt ⁽¹⁾	When a logic "1" is read, this bit indicates that an AIS-P Interrupt has occurred.	
6	Х	RDI-PInt ⁽¹⁾	When a logic "1" is read, this bit indicates that an RDI-P Interrupt has occurred.	
5	Х	B3ErrInt ⁽²⁾	When a logic "1" is read, this bit indicates that a B3 Error Interrupt has occurred.	
4	Х	PthFEBEInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Path FEBE Interrupt has occurred.	
3	x	PLM-PInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a PLM-P Interrupt has occurred. This means that the contents of Path Overhead byte C2 is not equal to 13hex for ATM mapping.	
2	x	Uneq-PInt ⁽¹⁾	When a logic "1" is read, this bit indicates that an Uneq-P Interrupt has occurred. This means that the contents of Path Overhead byte C2 is equal to 0.	
1	Х	PthTraceInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Path Trace Interrupt has occurred.	
0	0	—	Reserved, set to "0."	
Notes:	 Dual ever this inter Single ev interrupt 	 Dual event—A 0 -> 1 and 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt. Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt. 		

0x42—APSINT (APS Interrupt Indication Status Register) (WAN Only)

The APSINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description	
7	0	—	Reserved, set to "0."	
6	0	—	Reserved, set to "0."	
5	0	—	Reserved, set to "0."	
4	х	PSBFInt ⁽²⁾	When a logic 1 is read, this bit indicates that a Protection Switching Byte Failure (PSBF) alarm interrupt has occurred.	
3	0	—	Reserved, set to "0."	
2	0	—	Reserved, set to "0."	
1	х	SigFailInt ⁽¹⁾	When a logic 1 is read, this bit indicates that a Signal Fail interrupt has occurred.	
0	х	SigDegradeInt ⁽¹⁾	When a logic 1 is read, this bit indicates that a Signal Degrade interrupt has occurred.	
Notes: 1	 Dual ever this interro Single ev interrupt 	Dual event—A 0 -> 1 and 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt. Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.		

4.7 Status and Interrupt Registers

ATM Physical Interface Devices—ATM PHY

0x40—TXCELLINT (Transmit Cell Interrupt Indication Status Register)

The TXCELLINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	Х	ParErrInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Parity Error has occurred.
6	х	SOCErrInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Start of Cell Alignment Error has occurred.
5	Х	TxOvfIInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Transmit FIFO Overflow has occurred.
4	Х	RxOvflInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Receive FIFO Overflow has occurred.
3	Х	CellSentInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Cell Sent Interrupt has occurred.
2	0	—	Reserved, set to "0."
1	0	—	Reserved, set to "0."
0	0	—	Reserved, set to "0."
Notes: 1	Notes: 1. Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.		

0x41—RXCELLINT (Receive Cell Interrupt Indication Status Register)

The RXCELLINT register indicates that a change of status has occurred within its affiliat	ed status signals.

Bit	Default	Name	Description
7	х	LOCDInt ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss of Cell Delineation has occurred.
6	Х	HECDetInt ⁽²⁾	When a logic "1" is read, this bit indicates that a HEC Error was detected.
5	Х	HECCorrInt ⁽²⁾	When a logic "1" is read, this bit indicates that a HEC Error was corrected.
4	0	—	Reserved, set to "0."
3	Х	CellRcvdInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Cell Received Interrupt has occurred.
2	х	IdleRcvdInt ⁽²⁾	When a logic "1" is read, this bit indicates that an Idle Cell Received Interrupt has occurred.
1	х	NonMatchInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Non-matching Cell Received Interrupt has occurred.
0	х	NonZerGFCInt ⁽²⁾	When a logic "1" is read, this bit indicates that a Non-zero GFC Received Interrupt has occurred.
Notes:	 Dual event—Either a 0 -> 1 or a 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt. Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt. 		

4.7 Status and Interrupt Registers

0x45—RXSEC (Receive Section Overhead Status Register)

The RXSEC register provides section overhead status.

Bit	Default	Name	Description
7	х	SigDet ⁽¹⁾	When a logic "1" is read, this bit indicates that a Signal Detect condition exists on the LSigDet input pin (pin 56).
6	Х	LOL ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss Of Lock condition exists.
5	Х	LOS ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss of Signal condition exists.
4	Х	00F ⁽¹⁾	When a logic "1" is read, this bit indicates that an Out Of Frame condition exists.
3	Х	LOF ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss Of Frame condition exists.
2	Х	B1Err ⁽²⁾	When a logic "1" is read, this bit indicates that a Section BIP Error was received.
1	0	RxFrmPulOut	This bit selects the type of output sent to the RxFrameRef pin (pin 36). When written to a logic "1," the receive octet clock (19.44 MHz) is present. When written to a logic "0," a Receive Frame Pulse (8 kHz) is present.
0	0	RxFrmPulPol	This bit selects the polarity of the RxFrameRef output pin (pin 36). When written to a logic "1," the frame pulse output is an active high. When written to "0," the frame pulse output is an active low.
Notes: 1	 This status reflects the current state of the circuit. This status shows an event that has occurred since the register was last read. 		

0x46—RXLIN (Receive Line Overhead Status Register)

The RXLIN register contains status information for the receiver Line Overhead.

Bit	Default	Name	Description
7	Х	LOP ⁽¹⁾	When a logic "1" is read, this bit indicates that a Loss of Pointer condition exists.
6	х	K1K2 ⁽²⁾	When a logic "1" is read, this bit indicates that an K1K2 Value Change was received.
5	Х	AIS-L ⁽¹⁾	When a logic "1" is read, this bit indicates that an AIS-L condition exists.
4	х	RDI-L ⁽¹⁾	When a logic "1" is read, this bit indicates that an RDI-L condition exists.
3	Х	B2Err ⁽²⁾	When a logic "1" is read, this bit indicates that a Line BIP Error was received.
2	х	LnFEBE ⁽²⁾	When a logic "1" is read, this bit indicates that a Line FEBE Error was received.
1	0	EnRxLinDL	When written to a logic 1, this bit enables the Receive D4-12 bytes of the Data Link.
0	0	EnTxSecDL	When written to a logic 1, this bit enables the Receive D1/D2/D3 bytes of the Data Link.
Notes: 1	 This status reflects the current state of the circuit. This status shows an event that has occurred since the register was last read. 		

4.7 Status and Interrupt Registers

ATM Physical Interface Devices—ATM PHY

0x47—RXPTH (Receive Path Overhead Status Register)

Bit	Default	Name	Description
7	Х	AIS-P ⁽¹⁾	When a logic "1" is read, this bit indicates that an AIS-P condition exists.
6	Х	RDI-P ⁽¹⁾	When a logic "1" is read, this bit indicates that an RDI-P condition exists.
5	х	B3Err ⁽²⁾	When a logic "1" is read, this bit indicates that a B3 Error was received.
4	Х	PthFEBE ⁽²⁾	When a logic "1" is read, this bit indicates that a Path FEBE Error was received.
3	Х	PLM-P ⁽¹⁾	When a logic "1" is read, this bit indicates that a PLM-P condition exists.
2	Х	Uneq-P ⁽¹⁾	When a logic "1" is read, this bit indicates that a Uneq-P condition exists.
1	0	—	Reserved, set to "0."
0	0	—	Reserved, set to "0."
Notes:	 This status reflects the current state of the circuit. This status shows an event that has occurred since the register was last read. 		

The RXPTH register contains status information for the receiver Path Overhead.

0x4A—RXAPS (Receive APS Status Register) (WAN Only)

The RXAPS register contains status information for the receiver APS functions.

This register is active only in the WAN parts (RS8250, RS8252, and RS8254). It is set to zero and disabled in the LAN parts (RS8251, RS8253, and RS8255).

Bit	Default	Name	Description	
7	0	—	Reserved, set to "0."	
6	0	—	Reserved, set to "0."	
5	0	—	Reserved, set to "0."	
4	х	PSBF ⁽²⁾	When a logic 1 is read, this bit indicates a Protection Byte Switching Failure (PSBF).	
3	0	—	Reserved, set to "0."	
2	0	—	Reserved, set to "0."	
1	х	SigFail ⁽¹⁾	When a logic 1 is read, this bit indicates a Signal Failure (SF).	
0	Х	SigDegrade ⁽¹⁾	When a logic 1 is read, this bit indicates a Signal Degradation (SD).	
Notes: 1	Notes: 1. This status reflects the current state of the circuit. 2. This status shows an event that has occurred since the register was last read.			

4.7 Status and Interrupt Registers

0x48—TXCELL (Transmit Cell Status Register)

The TXCELL register contains status for the cell transmitter and the UTOPIA interface.

Bit	Default	Name	Description
7	х	ParErr ⁽¹⁾	When a logic "1" is read, this bit indicates that a parity error was received on the transmit Utopia input data octet.
6	х	SOCErr ⁽¹⁾	When a logic "1" is read, this bit indicates that a Start of Cell Alignment Error was received on the UTxSOC input pin.
5	х	TxOvfl ⁽¹⁾	When a logic "1" is read, this bit indicates that a Transmit FIFO Overflow condition occured in the transmit Utopia FIFO.
4	х	RxOvfl ⁽¹⁾	When a logic "1" is read, this bit indicates that a Receive FIFO Overflow condition occured in the receive Utopia FIFO.
3	х	CellSent ⁽¹⁾	When a logic "1" is read, this bit indicates that a non-idle cell was formatted and transmitted from the Utopia interface.
2	0	—	Reserved, set to "0."
1	0	—	Reserved, set to "0."
0	0		Reserved, set to "0."
Notes: 1. This status shows an event that has occurred since the register was last read.			

0x49—RXCELL (Receive Cell Status Register)

The RXCELL register contains status for the cell alignment, header error correction, and header screening functions in the cell receiver.

Bit	Default	Name	Description	
7	Х	LOCD ⁽¹⁾	When a logic "1" is read, this bit indicates that there is a Loss of Cell Delineation.	
6	Х	HECDet ⁽²⁾	When a logic "1" is read, this bit indicates that an uncorrected HEC Error was detected.	
5	Х	HECCorr ⁽²⁾	When a logic "1" is read, this bit indicates that a HEC Error was corrected.	
4	0	—	Reserved, set to "0."	
3	х	CellRcvd ⁽²⁾	When a logic "1" is read, this bit indicates that a cell with a header matching the receive header value and mask criteria was received.	
2	х	IdleRcvd ⁽²⁾	When a logic "1" is read, this bit indicates that a cell with a header matching the receive idle cell header value and mask criteria was received.	
1	х	NonMatch ⁽²⁾	When a logic "1" is read, this bit indicates that a cell with a header not matching either the receive cell or idle cell criteria was received.	
0	х	NonZerGFC ⁽²⁾	When a logic "1" is read, this bit indicates that a cell with a Non-zero GFC field in the header was received.	
Notes: 1 2	otes: 1. This status reflects the current state of the circuit.2. This status shows an event that has occurred since the register was last read.			

4.8 Counters

This section describes the RS825x's 12 counters. When the counters fill, they saturate and do not roll over. The counts have been sized such that they will not saturate within a one-second interval. Therefore, when one-second latching is enabled, the counters will be read and cleared before they can saturate.

0x4C—LOCDCNT (LOCD Event Counter)

Bit	Default	Name	Description
7	х	LOCDCnt[7]	LOCD Event Counter Bit 7 (MSB).
6	х	LOCDCnt[6]	LOCD Event Counter Bit 6.
5	х	LOCDCnt[5]	LOCD Event Counter Bit 5.
4	х	LOCDCnt[4]	LOCD Event Counter Bit 4.
3	х	LOCDCnt[3]	LOCD Event Counter Bit 3.
2	х	LOCDCnt[2]	LOCD Event Counter Bit 2.
1	х	LOCDCnt[1]	LOCD Event Counter Bit 1.
0	х	LOCDCnt[0]	LOCD Event Counter Bit 0 (LSB).

The LOCDCNT counter tracks the number of LOCD events.

0x4D—CORRCNT (Corrected HEC Error Counter)

The CORRCNT counter tracks the number of corrected HEC errors.

Bit	Default	Name	Description
7	х	CorrCnt[7]	Corrected HEC Error Counter Bit 7 (MSB).
6	х	CorrCnt[6]	Corrected HEC Error Counter Bit 6.
5	х	CorrCnt[5]	Corrected HEC Error Counter Bit 5.
4	х	CorrCnt[4]	Corrected HEC Error Counter Bit 4.
3	х	CorrCnt[3]	Corrected HEC Error Counter Bit 3.
2	х	CorrCnt[2]	Corrected HEC Error Counter Bit 2.
1	х	CorrCnt[1]	Corrected HEC Error Counter Bit 1.
0	х	CorrCnt[0]	Corrected HEC Error Counter Bit 0 (LSB).

4.8 Counters

0x4E—UNCCNT (Uncorrected HEC Error Counter)

The UNCCNT counter tracks the number of uncorrected HEC errors.

Bit	Default	Name	Description
7	х	UncCnt[7]	Uncorrected HEC Error Counter Bit 7 (MSB).
6	х	UncCnt[6]	Uncorrected HEC Error Counter Bit 6.
5	х	UncCnt[5]	Uncorrected HEC Error Counter Bit 5.
4	х	UncCnt[4]	Uncorrected HEC Error Counter Bit 4.
3	х	UncCnt[3]	Uncorrected HEC Error Counter Bit 3.
2	х	UncCnt[2]	Uncorrected HEC Error Counter Bit 2.
1	х	UncCnt[1]	Uncorrected HEC Error Counter Bit 1.
0	Х	UncCnt[0]	Uncorrected HEC Error Counter Bit 0 (LSB).

0x4F—OOFCNT (OOF Event Counter)

The OOFCNT counter tracks the number OOF events.

Bit	Default	Name	Description
7	х	OOFCnt[7]	OOF Event Counter Bit 7 (MSB).
6	х	OOFCnt[6]	OOF Event Counter Bit 6.
5	х	OOFCnt[5]	OOF Event Counter Bit 5.
4	х	OOFCnt[4]	OOF Event Counter Bit 4.
3	х	OOFCnt[3]	OOF Event Counter Bit 3.
2	х	OOFCnt[2]	OOF Event Counter Bit 2.
1	х	OOFCnt[1]	OOF Event Counter Bit 1.
0	х	OOFCnt[0]	OOF Event Counter Bit 0 (LSB).

0x50—B2CNTL (Line BIP Error Counter [Low Byte])

The B2CNTL counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7	х	B2Cnt[7]	Line BIP Error Counter Bit 7.
6	х	B2Cnt[6]	Line BIP Error Counter Bit 6.
5	х	B2Cnt[5]	Line BIP Error Counter Bit 5.
4	х	B2Cnt[4]	Line BIP Error Counter Bit 4.
3	х	B2Cnt[3]	Line BIP Error Counter Bit 3.
2	х	B2Cnt[2]	Line BIP Error Counter Bit 2.
1	x	B2Cnt[1]	Line BIP Error Counter Bit 1.
0	x	B2Cnt[0]	Line BIP Error Counter Bit 0 (LSB).

0x51—B2CNTM (Line BIP Error Counter [Mid Byte])

The B2CNTM counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7	х	B2Cnt[15]	Line BIP Error Counter Bit 15.
6	х	B2Cnt[14]	Line BIP Error Counter Bit 14.
5	х	B2Cnt[13]	Line BIP Error Counter Bit 13.
4	х	B2Cnt[12]	Line BIP Error Counter Bit 12.
3	х	B2Cnt[11]	Line BIP Error Counter Bit 11.
2	х	B2Cnt[10]	Line BIP Error Counter Bit 10.
1	х	B2Cnt[9]	Line BIP Error Counter Bit 9.
0	х	B2Cnt[8]	Line BIP Error Counter Bit 8.

0x52—B2CNTH (Line BIP Error Counter [High Byte])

The B2CNTH counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7	0	—	Reserved, Set to "0."
6	0	—	Reserved, Set to "0."
5	0	—	Reserved, Set to "0."
4	0	—	Reserved, Set to "0."
3	0	—	Reserved, Set to "0."
2	0	—	Reserved, Set to "0."
1	x	B2Cnt[17]	Line BIP Error Counter Bit 17 (MSB).
0	х	B2Cnt[16]	Line BIP Error Counter Bit 16.

0x54—B1CNTL (Section BIP Error Counter [Low Byte])

The B1CNTL counter tracks the number of Section BIP errors.

Bit	Default	Name	Description
7	х	B1Cnt[7]	Section BIP Error Counter Bit 7.
6	х	B1Cnt[6]	Section BIP Error Counter Bit 6.
5	х	B1Cnt[5]	Section BIP Error Counter Bit 5.
4	х	B1Cnt[4]	Section BIP Error Counter Bit 4.
3	х	B1Cnt[3]	Section BIP Error Counter Bit 3.
2	х	B1Cnt[2]	Section BIP Error Counter Bit 2.
1	х	B1Cnt[1]	Section BIP Error Counter Bit 1.
0	х	B1Cnt[0]	Section BIP Error Counter Bit 0 (LSB).

4.8 Counters

ATM Physical Interface Devices—ATM PHY

0x55—B1CNTH (Section BIP Error Counter [High Byte])

The B1CNTH counter tracks the number of Section BIP errors.

Bit	Default	Name	Description
7	х	B1Cnt[15]	Section BIP Error Counter Bit 15 (MSB).
6	х	B1Cnt[14]	Section BIP Error Counter Bit 14.
5	х	B1Cnt[13]	Section BIP Error Counter Bit 13.
4	х	B1Cnt[12]	Section BIP Error Counter Bit 12.
3	х	B1Cnt[11]	Section BIP Error Counter Bit 11.
2	х	B1Cnt[10]	Section BIP Error Counter Bit 10.
1	х	B1Cnt[9]	Section BIP Error Counter Bit 9.
0	х	B1Cnt[8]	Section BIP Error Counter Bit 8.

0x56—B3CNTL (Path BIP Error Counter [Low Byte])

The B3CNTL counter tracks the number of Path BIP errors.

Bit	Default	Name	Description
7	х	B3Cnt[7]	Path BIP Error Counter Bit 7.
6	х	B3Cnt[6]	Path BIP Error Counter Bit 6.
5	х	B3Cnt[5]	Path BIP Error Counter Bit 5.
4	х	B3Cnt[4]	Path BIP Error Counter Bit 4.
3	х	B3Cnt[3]	Path BIP Error Counter Bit 3.
2	х	B3Cnt[2]	Path BIP Error Counter Bit 2.
1	х	B3Cnt[1]	Path BIP Error Counter Bit 1.
0	х	B3Cnt[0]	Path BIP Error Counter Bit 0 (LSB).

0x57—B3CNTH (Path BIP Error Counter [High Byte])

The B3CNTH counter tracks the number of Path BIP errors.

Bit	Default	Name	Description
7	х	B3Cnt[15]	Path BIP Error Counter Bit 15 (MSB).
6	х	B3Cnt[14]	Path BIP Error Counter Bit 14.
5	х	B3Cnt[13]	Path BIP Error Counter Bit 13.
4	х	B3Cnt[12]	Path BIP Error Counter Bit 12.
3	х	B3Cnt[11]	Path BIP Error Counter Bit 11.
2	х	B3Cnt[10]	Path BIP Error Counter Bit 10.
1	х	B3Cnt[9]	Path BIP Error Counter Bit 9.
0	х	B3Cnt[8]	Path BIP Error Counter Bit 8.

0x58—LFCNTL (Line FEBE Error Counter [Low Byte])

The LFCNTL counter tracks the number of Line FEBE errors.

Bit	Default	Name	Description
7	х	LFCnt[7]	Line FEBE Error Counter Bit 7.
6	х	LFCnt[6]	Line FEBE Error Counter Bit 6.
5	х	LFCnt[5]	Line FEBE Error Counter Bit 5.
4	х	LFCnt[4]	Line FEBE Error Counter Bit 4.
3	х	LFCnt[3]	Line FEBE Error Counter Bit 3.
2	х	LFCnt[2]	Line FEBE Error Counter Bit 2.
1	х	LFCnt[1]	Line FEBE Error Counter Bit 1.
0	х	LFCnt[0]	Line FEBE Error Counter Bit 0 (LSB).

4.8 Counters

ATM Physical Interface Devices—ATM PHY

0x59—LFCNTM (Line FEBE Error Counter [Mid Byte])

The LFCNTM counter tracks the number of Line FEBE errors.

Bit	Default	Name	Description
7	х	LFCnt[15]	Line FEBE Error Counter Bit 15.
6	х	LFCnt[14]	Line FEBE Error Counter Bit 14.
5	х	LFCnt[13]	Line FEBE Error Counter Bit 13.
4	х	LFCnt[12]	Line FEBE Error Counter Bit 12.
3	х	LFCnt[11]	Line FEBE Error Counter Bit 11.
2	х	LFCnt[10]	Line FEBE Error Counter Bit 10.
1	х	LFCnt[9]	Line FEBE Error Counter Bit 9.
0	х	LFCnt[8]	Line FEBE Error Counter Bit 8.

0x5A—LFCNTH (Line FEBE Error Counter [High Byte])

The LFCNTH counter tracks the number of Line FEBE errors.

Bit	Default	Name	Description
7	0	—	Reserved, Set to "0."
6	0	—	Reserved, Set to "0."
5	0	—	Reserved, Set to "0."
4	0	—	Reserved, Set to "0."
3	0	—	Reserved, Set to "0."
2	0	—	Reserved, Set to "0."
1	х	LFCnt[17]	Line FEBE Error Counter Bit 17 (MSB).
0	х	LFCnt[16]	Line FEBE Error Counter Bit 16.

0x5C—PFCNTL (Path FEBE Error Counter [Low Byte])

The PFCNTL counter tracks the number of Path FEBE errors.

Bit	Default	Name	Description
7	х	PFCnt[7]	Path FEBE Error Counter Bit 7.
6	х	PFCnt[6]	Path FEBE Error Counter Bit 6.
5	х	PFCnt[5]	Path FEBE Error Counter Bit 5.
4	х	PFCnt[4]	Path FEBE Error Counter Bit 4.
3	х	PFCnt[3]	Path FEBE Error Counter Bit 3.
2	х	PFCnt[2]	Path FEBE Error Counter Bit 2.
1	х	PFCnt[1]	Path FEBE Error Counter Bit 1.
0	х	PFCnt[0]	Path FEBE Error Counter Bit 0 (LSB).

0x5D—PFCNTH (Path FEBE Error Counter [High Byte])

The PFCNTH counter tracks the number of Path FEBE errors.

Bit	Default	Name	Description
7	х	PFCnt[15]	Path FEBE Error Counter Bit 15 (MSB).
6	х	PFCnt[14]	Path FEBE Error Counter Bit 14.
5	х	PFCnt[13]	Path FEBE Error Counter Bit 13.
4	х	PFCnt[12]	Path FEBE Error Counter Bit 12.
3	х	PFCnt[11]	Path FEBE Error Counter Bit 11.
2	х	PFCnt[10]	Path FEBE Error Counter Bit 10.
1	х	PFCnt[9]	Path FEBE Error Counter Bit 9.
0	х	PFCnt[8]	Path FEBE Error Counter Bit 8.

4.8 Counters

ATM Physical Interface Devices—ATM PHY

0x5E—NONCNTL (Non-Matching Cell Counter [Low Byte])

The NONCNTL counter tracks the number of non-matching cells.

Bit	Default	Name	Description
7	х	NonCnt[7]	Non-matching Cell Counter Bit 7.
6	х	NonCnt[6]	Non-matching Cell Counter Bit 6.
5	х	NonCnt[5]	Non-matching Cell Counter Bit 5.
4	х	NonCnt[4]	Non-matching Cell Counter Bit 4.
3	х	NonCnt[3]	Non-matching Cell Counter Bit 3.
2	х	NonCnt[2]	Non-matching Cell Counter Bit 2.
1	х	NonCnt[1]	Non-matching Cell Counter Bit 1.
0	x	NonCnt[0]	Non-matching Cell Counter Bit 0 (LSB).

0x5F—NONCNTH (Non-Matching Cell Counter [High Byte])

The NONCNTH counter tracks the number of non-matching cells.

Bit	Default	Name	Description
7	х	NonCnt[15]	Non-matching Cell Counter Bit 15 (MSB).
6	х	NonCnt[14]	Non-matching Cell Counter Bit 14.
5	х	NonCnt[13]	Non-matching Cell Counter Bit 13.
4	х	NonCnt[12]	Non-matching Cell Counter Bit 12.
3	х	NonCnt[11]	Non-matching Cell Counter Bit 11.
2	х	NonCnt[10]	Non-matching Cell Counter Bit 10.
1	х	NonCnt[9]	Non-matching Cell Counter Bit 9.
0	х	NonCnt[8]	Non-matching Cell Counter Bit 8.

0x60—TXCNTL (Transmitted Cell Counter [Low Byte])

The TXCNTL counter tracks the number of transmitted cells.

Bit	Default	Name	Description
7	х	TxCnt[7]	Transmitted Cell Counter Bit 7.
6	х	TxCnt[6]	Transmitted Cell Counter Bit 6.
5	х	TxCnt[5]	Transmitted Cell Counter Bit 5.
4	х	TxCnt[4]	Transmitted Cell Counter Bit 4.
3	х	TxCnt[3]	Transmitted Cell Counter Bit 3.
2	х	TxCnt[2]	Transmitted Cell Counter Bit 2.
1	x	TxCnt[1]	Transmitted Cell Counter Bit 1.
0	x	TxCnt[0]	Transmitted Cell Counter Bit 0 (LSB).

0x61—TXCNTM (Transmitted Cell Counter [Mid Byte])

The TXCNTM counter tracks the number of transmitted cells.

Bit	Default	Name	Description
7	х	TxCnt[15]	Transmitted Cell Counter Bit 15.
6	х	TxCnt[14]	Transmitted Cell Counter Bit 14.
5	х	TxCnt[13]	Transmitted Cell Counter Bit 13.
4	х	TxCnt[12]	Transmitted Cell Counter Bit 12.
3	х	TxCnt[11]	Transmitted Cell Counter Bit 11.
2	х	TxCnt[10]	Transmitted Cell Counter Bit 10.
1	х	TxCnt[9]	Transmitted Cell Counter Bit 9.
0	х	TxCnt[8]	Transmitted Cell Counter Bit 8.

4.8 Counters

ATM Physical Interface Devices—ATM PHY

0x62—TXCNTH (Transmitted Cell Counter [High Byte])

The TXCNTH counter tracks the number of transmitted cells.

Bit	Default	Name	Description
7	0	—	Reserved, Set to "0."
6	0	—	Reserved, Set to "0."
5	0	—	Reserved, Set to "0."
4	0	—	Reserved, Set to "0."
3	0	—	Reserved, Set to "0."
2	х	TxCnt[18]	Transmitted Cell Counter Bit 18 (MSB).
1	x	TxCnt[17]	Transmitted Cell Counter Bit 17.
0	х	TxCnt[16]	Transmitted Cell Counter Bit 16.

0x64—RXCNTL (Received Cell Counter [Low Byte])

The RXCNTL counter tracks the number of received cells.

Bit	Default	Name	Description
7	х	RxCnt[7]	Received Cell Counter Bit 7.
6	х	RxCnt[6]	Received Cell Counter Bit 6.
5	х	RxCnt[5]	Received Cell Counter Bit 5.
4	х	RxCnt[4]	Received Cell Counter Bit 4.
3	х	RxCnt[3]	Received Cell Counter Bit 3.
2	х	RxCnt[2]	Received Cell Counter Bit 2.
1	х	RxCnt[1]	Received Cell Counter Bit 1.
0	х	RxCnt[0]	Received Cell Counter Bit 0 (LSB).

0x65—RXCNTM (Received Cell Counter [Mid Byte])

The RXCNTM register tracks the number of received cells.

Bit	Default	Name	Description
7	х	RxCnt[15]	Received Cell Counter Bit 15.
6	х	RxCnt[14]	Received Cell Counter Bit 14.
5	х	RxCnt[13]	Received Cell Counter Bit 13.
4	х	RxCnt[12]	Received Cell Counter Bit 12.
3	х	RxCnt[11]	Received Cell Counter Bit 11.
2	х	RxCnt[10]	Received Cell Counter Bit 10.
1	х	RxCnt[9]	Received Cell Counter Bit 9.
0	х	RxCnt[8]	Received Cell Counter Bit 8.

0x66—RXCNTH (Received Cell Counter [High Byte])

The RXCNTH counter tracks the number of received cells.

Bit	Default	Name	Description
7	0	—	Reserved, Set to "0."
6	0	—	Reserved, Set to "0."
5	0	—	Reserved, Set to "0."
4	0	—	Reserved, Set to "0."
3	0	—	Reserved, Set to "0."
2	х	RxCnt[18]	Received Cell Counter Bit 18 (MSB).
1	х	RxCnt[17]	Received Cell Counter Bit 17.
0	x	RxCnt[16]	Received Cell Counter Bit 16.

4.8 Counters

ATM Physical Interface Devices—ATM PHY

5.0 Electrical and Mechanical Specifications

This chapter describes the electrical and mechanical aspects of the RS8251. Included are timing diagrams, absolute maximum ratings, DC characteristics and mechanical drawings.

5.1 Timing Specifications

This section provides timing diagrams and descriptions for the various interfaces of the RS8251. Table 5-1 describes the different types of timing relationships that appear in the timing diagrams. The timing relationship labels are numbered when they occur more than once in a diagram so that each label is unique. This numbering aids in identifying the appropriate label in the timing table. Signals are measured at the 50% point of the changing edge except for those involving high impedance transitions which are measured at 10% and 90%.

5.1 Timing Specifications

ATM Physical Interface Devices—ATM PHY

Table 5-1. Timing Diagram Nomenclature (1	1 of 3)
---	---------

Symbol	Timing Relationship	Waveform
t _{pw}	Pulse Width	Input X
t _{pwh}	Pulse Width High	Input
t _{pwl}	Pulse Width Low	Input
t _s	Setup Time	Data X Clock X
t _{sh}	Setup High Time	 Clock
t _{si}	Setup Low Time	Data Clock
t _h	Hold Time	Clock
t _{hh}	Hold High Time	Clock

5.1 Timing Specifications

Table 5-1.	Timing Diagram	Nomenclature	(2 of 3)
------------	----------------	--------------	----------

Symbol	Timing Relationship	Waveform
t _{hl}	Hold Low Time	Clock X
t _{pd}	Propagation Delay	X Output X
t _{pdhl}	Propagation Delay - High-to-Low	Input Output
t _{pdlh}	Propagation Delay - Low-to-High	Input X
t _{en}	Enable Time	Input Output – – – – – –
t _{enzi}	Enable Time - High-impedance to Low Enable	 Output
t _{enzh}	Enable Time - High-impedance to High Enable	 Output
t _{dis}	Disable Time	

5.1 Timing Specifications

ATM Physical Interface Devices—ATM PHY

Symbol	Timing Relationship	Waveform
t _{dishz}	Disable Time - High Disable	
t _{dislz}	Disable Time - Low Disable	 Output
t _{rec}	Recovery Time	Async. Input X
t _{per}	Period	
t _{cyc}	Cycle Time	
f _{max}	Maximum Frequency	
f _{min}	Minimum Frequency	

Table 5-1. Timing Diagram Nomenclature (3 of 3)

Figure 5-1 shows how input waveforms are defined.

Figure 5-1. Input Waveform



5.1 Timing Specifications

Figure 5-2 shows how output waveforms are defined.





5.1.1 Microprocessor Interface Timing

Tables 5-2 through 5-8 and Figures 5-3 through 5-8 display the timing requirements and characteristics of the microprocessor interface.

Figure 5-3. Synchronous Mode, Read Timing Diagram



5.1 Timing Specifications

ATM Physical Interface Devices—ATM PHY

Label	Description	Min	Мах	Unit
t _{pwh}	Pulse Width High, MClk	8	50	ns
t _{pwl}	Pulse Width Low, MClk	8	50	ns
t _{per}	Period, MClk	20	125	ns
t _{sl1}	Setup Low, MCs* to the rising edge of MClk	1		ns
t _{hl1}	Hold Low, MCs* from the rising edge of MClk	2.5		ns
t _{sh1}	Setup High,MCs* to the rising edge of MClk	1		ns
t _{hh1}	Hold High, MCs* from the rising edge of MClk	2.5		ns
t _{sl2}	Setup Low,MW/R* to the rising edge of MClk	1		ns
t _{hl2}	Hold Low, MW/R* from the rising edge of MClk	2.5		ns
t _{sh2}	Setup High, MW/R* to the rising edge of MCIk	1		ns
t _{hh2}	Hold High, MW/R* from the rising edge of MClk	2.5		ns
t _{sl3}	Setup Low, MAs* to the rising edge of MClk	1		ns
t _{hI3}	Hold Low, MAs* from the rising edge of MClk	2.5		ns
t _{sh3}	Setup High, MAs* to the rising edge of MClk	1		ns
t _{hh3}	Hold High, MAs* from the rising edge of MClk	2.5		ns
t _s	Setup, MAddr[6:0] to the rising edge of MClk	1		ns
t _h	Hold, MAddr[6:0] from the rising edge of MAs*	2.5		ns
t _{en}	Enable, MData[7:0] from the rising edge of MClk	2	13	ns
t _{pd}	Propagation Delay, MData[7:0] from the rising edge of MClk	2	13	ns
t _{dis}	Disable, MData[7:0] from the rising edge of MClk	2	13	ns
t _{enzl}	Enable, MInt* from the rising edge of MClk	2	10	ns
t _{dislz}	Disable, MInt* from the rising edge of MClk	2	10	ns
NOTE(S): Loadir	ng: Database = 60 pf, MInt* = 20 pf		•	•

Table 5-2. Synchronous Mode, Read Timing Table

5.1 Timing Specifications



Figure 5-4.	Synchronous	Mode,	Write	Timing	Diagram
-------------	-------------	-------	-------	--------	---------

Table 5-3.	Synchronous	Mode, Write	Timing Table
------------	-------------	-------------	--------------

Label	Description	Min	Max	Unit
t _{pwh}	Pulse Width High, MClk	8	50	ns
t _{pwl}	Pulse Width Low, MClk	8	50	ns
t _{per}	Period, MClk	20	125	ns
t _{sl1}	Setup Low, MCs* to the rising edge of MClk	1		ns
t _{hl1}	Hold Low, MCs* from the rising edge of MClk	2.5		ns
t _{sh1}	Setup High,MCs* to the rising edge of MClk	1		ns
t _{hh1}	Hold High, MCs* from the rising edge of MClk	2.5		ns
t _{sl2}	Setup Low,MW/R* to the rising edge of MClk	1		ns
t _{hI2}	Hold Low, MW/R* from the rising edge of MClk	2.5		ns
t _{sh2}	Setup High, MW/R* to the rising edge of MClk	1		ns
t _{hh2}	Hold High, MW/R* from the rising edge of MClk	2.		ns

5.1 Timing Specifications

ATM Physical Interface Devices—ATM PHY

Table 5-3. Synchronous Mode,	, Write Timing Table
------------------------------	----------------------

Label	Description	Min	Мах	Unit
t _{sl3}	Setup Low, MAs* to the rising edge of MCIk	1		ns
t _{hI3}	Hold Low, MAs* from the rising edge of MClk	2.5		ns
t _{sh3}	Setup High, MAs* to the rising edge of MClk	1		ns
t _{hh3}	Hold High, MAs* from the rising edge of MClk	2.5		ns
t _{s1}	Setup, MAddr[6:0] to the rising edge of MClk	1		ns
t _{h1}	Hold, MAddr[6:0] from the rising edge of MClk	6.5		ns
t _{s2}	Setup, MData[7:0] to the rising edge of MClk	1		ns
t _{h2}	Hold, MData[7:0] from the rising edge of MAs*	6.5		ns
NOTE(S) : Output load = 60 pf on the data bus				




5.1 Timing Specifications

Table 5-4. As	ynchronous Mode,	Read Timing	Table (High-l	Performance Access 1	īme)
---------------	------------------	-------------	---------------	----------------------	------

Label	Description	Min	Мах	Unit
t _{pwl}	Pulse Width Low, (MCs* + MRd*)	80		ns
t _{pwh}	Pulse Width High, (MCs* +MRd*)	80		ns
t _s	Setup, MAddr[6:0] to the falling edge of (MCs* + MRd*)	2		ns
t _h	Hold, MAddr[6:0] from the rising edge of (MCs* + MRd*)	7		ns
t _{en}	Enable, MData[7:0] from the falling edge of (MCs* + MRd*)	2	13	ns
t _{pd}	Propagation Delay, MData[7:0] from the falling edge of (MCs* + MRd*) $% \left(MCs^{*} \right)$		80	ns
t _{dis}	Disable, MData[7:0] from the rising edge of (MCs* + MRd*)	2	13	ns

Figure 5-6. Asynchronous Mode, Write Timing (High-Performance Access Time)



Table 5-5.	Asynchronous Mode,	Write Timing Tabl	le (High-Performance Access Time)	1
------------	--------------------	-------------------	-----------------------------------	---

Label	Description	Min	Мах	Unit
t _{pwl}	Pulse Width Low, (MCs* + MWr*)	80		ns
t _{pwh}	Pulse Width High, (MCs * + MWr *)	80		ns
t _{s1}	Setup, MAddr[6:0] to the falling edge of (MCs* + MWr*)	2		ns
t _{h1}	Hold, MAddr[6:0] from the rising edge of (MCs* + MWr*)	7		ns
t _{s2}	Setup, MData[7:0] to the falling edge of (MCs* + MWr*)	2		ns
t _{h2}	Hold, MData[7:0] from the rising edge of (MCs* + MWr*)	7		ns

5.1 Timing Specifications





		-					
Tahla 5-6	Acunchronous	Modo E	Daad Timina	Tahla	1 nw_Dnwor	Λοσόςς Τίπο)
	ASYIICIII UIIUUS	woue, n	Cau mining	Ianic			,

Label	Description	Min	Мах	Unit
t _{pwl}	Pulse Width Low, (MCs* + MRd*)	130		ns
t _{pwh}	Pulse Width High, (MCs* +MRd*)	130		ns
t _s	Setup, MAddr[6:0] to the falling edge of (MCs* + MRd*)	2		ns
t _h	Hold, MAddr[6:0] from the rising edge of (MCs* + MRd*)	7		ns
t _{en}	Enable, MData[7:0] from the falling edge of (MCs* + MRd*)	2	13	ns
t _{pd}	Propagation Delay, MData[7:0] from the falling edge of (MCs* + MRd*)		130	ns
t _{dis}	Disable, MData[7:0] from the rising edge of (MCs* + MRd*)	2	13	ns

5.1 Timing Specifications



Figure 5-8. Asynchronous Mode, Write Timing Diagram (Low-Power Access Time)

Table 5-7	Asynchronous	Mode.	Write	Timina	Table	(I ow-Power	Access	Time)
	Asynchionous	mouc,	winc	mining	Table		псссээ	micj

Label	Description	Min	Max	Unit
t _{pwl}	Pulse Width Low, (MCs* + MWr*)	130		ns
t _{pwh}	Pulse Width High, (MCs* + MWr*)	130		ns
t _{s1}	Setup, MAddr[6:0] to the falling edge of (MCs* + MWr*)	2		ns
t _{h1}	Hold, MAddr[6:0] from the rising edge of (MCs* + MWr*)	7		ns
t _{s2}	Setup, MData[7:0] to the falling edge of (MCs* + MWr*)	2		ns
t _{h2}	Hold, MData[7:0] from the rising edge of (MCs* + MWr*)	7		ns

5.1.2 Transmit UTOPIA Interface Timing

Figure 5-9 and Table 5-8 show the timing requirements and characteristics of the transmit UTOPIA interface. All times provided are in nanoseconds. The output load for this interface is 50 pF.

NOTE(S): This figure shows timing only, it does not imply function.

5.1 Timing Specifications





Table 5-8. Transmit UTOPIA Interface Timing Table (1 of 2)

Label	Description	Min	Max	Unit
t _{s1}	Setup, UTxSOC to the rising edge of UTxClk	4		ns
t _{s2}	Setup, UTxEnb* to the rising edge of UTxClk	4		ns
t _{s3}	Setup, UTxAddr[4:0] to the rising edge of UTxClk	4		ns
t _{s4}	Setup, UTxData[15:0] to the rising edge of UTxClk	4		ns
t _{s5}	Setup, UTxPrty to the rising edge of UTxClk	4		ns
t _{h1}	Hold, UTxSOC from the rising edge of UTxClk	1		ns
t _{h2}	Hold, UTxEnb* from the rising edge of UTxClk	1		ns
t _{h3}	Hold, UTxAddr[4:0] from the rising edge of UTxClk	1		ns
t _{h4}	Hold, UTxData[15:0] from the rising edge of UTxClk	1		ns
t _{h5}	Hold, Prty from the rising edge of UTxClk	1		ns

5.1 Timing Specifications

Table 5-8.	Transmit UTOPIA	Interface	Timing	Table	(2 of 2)
------------	-----------------	-----------	--------	-------	----------

Label	Description	Min	Max	Unit
t _{en}	Enable, UTxCIAv from the rising edge of UTxClk	1	4	ns
t _{pd}	Propagation Delay, UTxCIAv from the rising edge of UTxClk	1	9	ns
t _{dis}	Disable, UTxClAv from the rising edge of UTxClk	1	4	ns
t _{per}	Period, UTxClk	20		ns
t _{pwh}	Pulse width high, UTxClk	8		ns
t _{pwl}	Pulse width low, UTxClk	8		ns

5.1.3 Receive UTOPIA Interface Timing

Figure 5-10 and Table 5-9 show the timing requirements and characteristics of the receive UTOPIA interface. All times provided are in nanoseconds. The output load for this interface is 50 pF.

NOTE(S): This figure shows timing only, it does not imply function.

Figure 5-10. Receive UTOPIA Interface Timing Diagram



5.1 Timing Specifications

ATM Physical Interface Devices—ATM PHY

Label	Description	Min	Мах	Unit
t _{s1}	Setup, URxEnb* to the rising edge of URxClk	4		ns
t _{s2}	Setup, URxAddr[4:0] to the rising edge of URxClk	4		ns
t _{h1}	Hold, URxEnb* from the rising edge of URxClk	1		ns
t _{h2}	Hold, URxAddr[4:0] from the rising edge of URxClk	1		ns
t _{en1}	Enable, URxSOC from the rising edge of URxClk	2	10	ns
t _{pd1}	Propagation Delay, URxSOC from the rising edge of URxClk	1	14	ns
t _{dis1}	Disable, URxSOC from the rising edge of URxClk	2	10	ns
t _{en2}	Enable, URxData[15:0] from the rising edge of URxClk	2	10	ns
t _{pd2}	Propagation Delay, URxData[15:0] from the rising edge of URxClk	1	14	ns
t _{dis2}	Disable, URxData[15:0] from the rising edge of URxClk	2	10	ns
t _{en3}	Enable, URxPrty from the rising edge of URxClk	2	10	ns
t _{pd3}	Propagation Delay, URxPrty from the rising edge of URxClk	1	14	ns
t _{dis3}	Disable, URxPrty from the rising edge of URxClk	2	10	ns
t _{en4}	Enable, URxCIAv from the rising edge of URxCIk	1	8	ns
t _{pd4}	Propagation Delay, URxCIAv from the rising edge of URxClk	1	10	ns
t _{dis4}	Disable, URxCIAv from the rising edge of URxClk	1	8	ns
t _{per}	Period, URxClk	20		ns
t _{pwh}	Pulse width high, URxClk	8		ns
t _{pwl}	Pulse width low, URxClk	8		ns

Table 5-9. Receive UTOPIA Interface Timing Table

5.1 Timing Specifications

5.1.4 JTAG Interface Timing

Figure 5-11 and Table 5-10 show the timing requirements and characteristics of the JTAG interface.



Figure 5-11. JTAG Timing Diagram

Table 5-10. JTAG Timing Table

Symbol	Description	Min	Мах	Unit
t _{en}	Enable, TDO from the falling edge of TCK	0.8	5	ns
t _{pd}	Propagation Delay, TDO from the falling edge of TCK	0.8	5	ns
t _{s1}	Setup, TDI to the rising edge of TCK	2		ns
t _{s2}	Setup, TMS to the rising edge of TCK	2		ns
t _{h1}	Hold, TDI from the rising edge of TCK		1	ns
t _{h2}	Hold, TMS from the rising edge of TCK		1	ns
t _{pwh}	Pulse width high, TCK	16		ns
t _{pwl}	Pulse width low, TCK	16		ns
t _{dis}	Disable, TDO from the falling edge of TCK	0.8	5	ns
t _{rec}	Recovery time, TCK from the rising edge of TRST*	2.5		ns
t _{per}	Period, TCK	40		ns

5.1 Timing Specifications

ATM Physical Interface Devices—ATM PHY

5.1.5 One-second Interface Timing

Table 5-11 and Figure 5-12 show the timing requirements and characteristics of the One-second interface. These output values are measured into a 20 pf load.

Figure 5-12. One-Second Timing Diagram



Table 5-11. One-Second Timing Table

Symbol	Description	Min	Мах	Unit
t _{per}	Period, 8kHzIn	100	100	ns
t _{pwh1}	Pulse Width High, 8kHzIn	10		ns
t _{pwl}	Pulse Width Low, 8kHzIn	10		ns
t _{pdlh}	Propagation Delay Low-to-high, OneSecOut from the rising edge of 8kHzIn	2	6	ns
t _{pdhl}	Propagation Delay High-to-low, OneSecOut from the rising edge of 8kHzIn	2	6	ns
t _{pwh2}	Pulse Width High, OneSecIn	22		ns

5.2 Absolute Maximum Ratings

The absolute maximum ratings listed below are the maximum stresses that the device can tolerate without risking permanent damage. These ratings are not typical of normal operation of the device. Exposure to absolute maximum rating conditions for extended periods of time may affect the device's reliability. This device should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can induce destructive latchup.

Parameter	Value
Supply Voltage	–0.5 to +3.3 Volts
Operating Temperature—No Air Flow	40°C/Watt
Operating Temperature—200 Linear Feet (1 Meter) per Minute	33 °C/Watt
Storage Temperature	-40°C to 125° C
Lθ	11°C/Watt
Ambient Temperature under Bias	-40°C to 85°C
Lead Temperature	+240°C for 10 sec.
Junction Temperature	+150°C
Static Discharge Voltage	±1000 V
Latch-up Current	±100mA

Table 5-12. Absolute Maximum Ratings

5.3 DC Characteristics

5.3 DC Characteristics

Table 5-13 describes the DC characteristics of the RS8251.

Parameter	Min	Max	Unit	Conditions
Input Low Voltage (VIL)				
5V-Tolerant TTL	0	0.8	V DC	
5V-Tolerant HYS	0	0.3 ⁽¹⁾ VDD	V DC	
Input High Voltage (VIH)				
5V-Tolerant TTL	2.0	5.25	V DC	
5V-Tolerant HYS	0.7 ⁽¹⁾ VDD	5.25	V DC	
Input Hysteresis - 5V-Tolerant	0.3		V DC	
TTL Output Low Voltage (VOL)		0.4	V DC	I _{OH} = 4.0 mA
TTL Output High Voltage (VOH)	2.4		V DC	I _{OH} = 1500 μA
Pull-Up Resistance (Rpu)	15	75	kΩ	
Pull-Down Resistance (Rpd)	15	75	kΩ	
Input Leakage Current	-10	10	μA	Vin = PWR or GND
Three-state Output Leakage Current	-10	10	μA	Vout = PWR or GND
Input Capacitance		7	pF	
Output Capacitance		7	pF	
Bidirectional Capacitance		7	pF	
Operating Power Consumption Processing Cells	470 mW			
Notes: (1) All outputs are TTL drive lev	els and can be used	d with 3 V CMOS or !	5 V TTL logic.	

Table 5-13. DC Characteristics

5.3 DC Characteristics

5.3.1 PECL - Input

The PECL input DC characteristics are shown in Table 5-14.

Table 5-14. PECL-Input DC Characteristics

Symbol	Parameter	Min.	Typical	Max.	Conditions			
V _{ref}	Mid-point of V _{ih} and V _{il}		2.0 Vdd					
V _{ih}	Input Voltage (high level)	V _{ref} + 60 mV			V _{ih} - V _{il} = 100 mV			
V _{il}	Input Voltage (low level)			V _{ref} - 60 mV	V _{ih} - V _{il} = 100 mV			
l _{ih}	Input Current (high level)			+10 μA	V _{in} = VDD			
l _{il}	Input Current (low level)	-10 µA			V _{in} = VSS			
I _{od}	Current in V _{dd}		1.4 mA	0 mA				
Note: Operating Conditions V _{dd} = 3.135 V to 3.455 V, temperature = -40°C to +85°C. Conditions are specified at normal operating conditions.								
All F	All PECL voltages are referenced to ground.							

5.3.2 PECL - Output

The PECL output DC characteristics are shown in Table 5-15.

Symbol	Parameter Min. Typical		Max.	Conditions			
I _{nn}	Output leakage current		+10 μA		V _{ih} =V _{il} =Vdd		
l _{dd}	Static DC Current		16mA				
I _{oh}	Output High current		16mA		V _{ih} =V _{il} =Vss		
V _{ol}	Static DC LOW level	1.54v	1.70v	1.86v			
V _{oh}	Static DC HIGH level	2.21v	2.51v	2.78v			
V _{dd}	Power Supply	3.14v	3.30v	3.45v			
NOTE: Operating conditions: VDD = 3.135 V to 3.455 V, temperature = -40° C to $+85^{\circ}$ C.							

5.4 Mechanical Drawing

5.4 Mechanical Drawing

The RS8251 is a 128-pin TQFP. A mechanical drawing of the device is provided in Figure 5-13.



Appendix A: RS8252/3 Dual PHY Device

This appendix describes the RS8252/3 Dual PHY and how it differs from the RS8251 PHY.

A.1 RS8252/3 Pinout and Pin Descriptions

Figure A-1 is a pinout diagram for the RS8253 ATM Transmitter/Receiver. It is a quad CMOS integrated circuit packaged in a 256-pin BGA. All unused input pins should be connected to ground. Unused outputs should be left unconnected.

de)
İ

	A	B	С	D	E	F	G	H	J	K	L	М	N
1	NC	NC ●	OneSecin	MAs*,MWr*	● NC	NC ●	NC	NC ●	● NC	StatOut[7](a ●) StatOut[3](a)	StatOut[0](a)	StatOut[4](a)
2	NC	NC ●	MSyncMode	VGG	MW/R*,MRd*	NC ●	NC	NC ●	NC	NC ●	• StatOut[5](a)	StatOut[1](a)) StatOut[2](a)
3	● NC	MCs* ●											
4	● NC	Reset*											
5	● NC	NC ●											
6	● NC	NC ●				GND	• PWR	PWR •	GND				
7	● NC	NC ●				PWR	● GND	GND ●	● PWR				
8	NC					PWR	● GND	GND ●	● PWR				
9	LTxClkI-					GND	● PWR	PWR	GND				
10	LPLLCIK	IDO(b)											
11	● NC												
12	● NC	NC					RS82	52/3					
13	MClk,MAcsSel	• NC				(256-pii Top View,	<mark>ו BGA</mark> Left Side)					
14	● NC	• NC											
15	● NC	● NC											
16	● NC	• NC											
17	NC	• NC				GND		PWR					
18	NC NC	MAddr[8]					● PWR	GND	GND				
19	● NC	● NC				PWR	GND	GND	PWR				
20	MAddr[4]	• MAddr[5]					GND	PWR	PWR				
21	MAddr[7]	• MAddr[3]				•	PWR	•	GND				
22	MAddr[6]	• MAddr[2]											
23	MAddr[0]	MData[7]											
24	MAddr[1]	MData[6]		MData[1]		NC		NC		NC		URxAddr[1]	
25	MData[5]	• MData[3]	MData[4]	• NC	MData[0]	• VGG	● NC	● NC	NC	● NC	● NC	● NC	URxData[13]
26	NC	•	MData[2]	•	● NC	•	● NC	•	NC	•	NC	•	URxData[15]

A.1 RS8252/3 Pinout and Pin Descriptions

Figure A-2.	RS8252/3 Pinout	Diagram	(Тор	View,	Right Side)	
-------------	-----------------	---------	------	-------	-------------	--



A.1 RS8252/3 Pinout and Pin Descriptions

Pin names and numbers are listed in Table A-1. An asterisk(*) following a pin label indicates that the pin logic level is active low.

Table A-1.	RS8252/3 Pin Definitions	(1 of 1	3)
------------	--------------------------	---------	----

	Pin Label	Signal Name	No.	Туре	I/O	Description
	Reset*	Device Reset	4B	TTL	I	This pin is used to reset the device when asserted low.
	OneSecIn	One-Second Strobe	1C	TTL	I	This input is used to latch device status, typically at 1-second intervals.
	OneSecOut (a) (b)	One-Second Output (PHY a) (PHY b)	2R 16AE	TTL	0	This pin is a 1-second count derived from the 8khzIn input (pin 37).
and Control	TxFrameRef (a) (b)	Transmit Frame Clock (PHY a) (PHY b)	2T 17AE	TTL	0	This pin can be either an 8 kHz output derived from the Transmit SDH frame or a 19.44 MHz output derived from the transmit clock, as selected by bit 1 of the TXSEC (0xOC) register.
Clock a	RxFrameRef (a) (b)	Receive Frame Clock (PHY a) (PHY b)	1R 17AF	TTL	0	This pin can be either an 8 kHz output derived from the Receive SDH frame or a 19.44 MHz output derived from the recovered (receive) clock as selected by bit 1 of the RXSEC (0x45) register.
	8kHzIn	8 kHz Reference Clock Input	2U	TTL	I	This pin is an 8 kHz clock input used to derive OneSecOut (pin 34). The 155.52 MHz transmit clock can be synthesized from this clock.
	TxDL (RS8252 only) (a) (b)	Data Link Tx Data Input	1T 18AE	TTL	Ι	This pin is used to serially transmit Data Link Data. It exists on the RS825 WAN device only.
PMD Line Interface	LTxClkI-	Line Transmit Clock Input Negative Polarity	9A	PECL	-	This pin transmits the timing source directly to the LTxClkO pin if an external source is selected by bits 3 and 4 in the CLKREC register (0x01). This pin is intended to operate at 155.52 MHz. The source must be accurate to 20 PPM.
	LTxClkI+	Line Transmit Clock Input Positive Polarity	9B	PECL		This pin transmits the timing source directly to the LTxClkO pin if an external source is selected by bits 3 and 4 in the CLKREC register (0x01). This pin is intended to operate at 155.52 MHz. The source must be accurate to 20 PPM.
	LTxClkO- (a) (b)	Line Transmit Clock Output Negative Polarity (PHY a, b)	1W 18AF	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLClk, 8kHzln, Loop- timed, or LTxClkl+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.

Table A-1. RS8252/3 Pin Definitions ('2 of	13)
---------------------------------------	-------	-----

	Pin Label	Signal Name	No.	Туре	I/O	Description
	LTxClkO+ (a) (b)	Line Transmit Clock Output Positive Polarity (PHY a, b)	2W 19AE	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLClk, 8kHzln, Loop- timed, or LTxClkI+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.
	LTxData- (a) (b)	Line Transmit Output Negative Polarity (PHY a, b)	1Y 19AF	PECL	0	This pin transfers SDH-framed data from the RS8251 to the PMD in differential serial NRZ format.
	LTxData+ (a) (b)	Line Transmit Output Positive Polarity (PHY a, b)	2Y 20AE	PECL	0	This pin transfers SDH-framed data from the RS8251 to the PMD in differential serial NRZ format.
t.)	LRxClk- (a) (b)	Line Receive Clock Negative (PHY a, b)	1AB 21AF	PECL	-	This pin is the receive clock.
D Line Interface (cont	LRxClk+ (a) (b)	Line Receive Clock Positive (PHY a, b)	1AC 22AF	PECL	—	This pin is the receive clock.
	LRxData- (a) (b)	Line Receive Input Negative (PHY a, b)	2AB 22AE	PECL		This pin receives differential serial NRZ data from the PMD.
PN	LRxData+ (a) (b)	Line Receive Input Positive (PHY a, b)	2AA 21AE	PECL	I	This pin receives differential serial NRZ data from the PMD.
	LSigDet (a) (b)	Line Signal Detection (PHY a, b)	1AA 20AF	TTL	—	This pin is high when the PMD is receiving a valid signal. Rockwell recommends that a comparator be used (see Figure 2-3).
	LPLLCIk	Line Phase Loop Lock Clock	10A	TTL	I	This pin is a 19.44 MHz clock input. The transmit PLL will synthesize the 155.52 MHz LTxClkO output, when bits 3 and 4 of the CLKREC register (0x01) are set to zero.The RS825x requires this clock for internal operations, regardless of the transmit timing source selected.
						NOTE: For WAN Only: When selected as the transmit clock source, the input must be stable within +- 20ppm, to meet jitter requirements.

A.1 RS8252/3 Pinout and Pin Descriptions

Table A-1. RS8252/3 Pin Definitions ((3 of 1	3)
---------------------------------------	---------	----

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MClk, MAcsSel	Microprocessor Clock, Access Time Select	13A	TTL	I	When MSyncMode is set to a logic "1," the MClk pin is a clock signal that samples the microprocessor interface pins (MCs*, MW/R*, MAs*, MAddr[6:0], MData[7:0]) on its rising edge. Additionally, the rising edge of MClk may cause the microprocessor interface output pins (MData[7:0], MInt*) to change states. When MSyncMode is set to a logic "0," the MAcsSel pin selects the asynchronous interface access time. A logic "0" selects a power-saving access mode (130 ns) while a logic "1" selects the high-performance access mode (80 ns).
ce	MSyncMode	Microprocessor Synchronous/Asy nchronous Bus Mode Select	2C	TTL	I	A logic "1" selects the synchronous bus mode compatible with Bt8230 and Bt8233. In this mode, the microprocessor pins are defined as follows: MClk (pin 30), MW/R* (pin 7), MAs* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20-28). A logic "0" selects the asynchronous SRAM-type bus mode. In this mode, the pins are defined as follows: MAcsSel (pin 30), MRd* (pin 7), MWr* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20- 28).
Microprocessor Interfac	MCs*	Microprocessor Chip Select	3B	TTL	I	When MCs* is set to a logic "0," the device is enabled for read and write accesses. When MCs* is set to a logic "1," the device will not respond to input signal transitions on MClk,MAcsSel; MW/R*,MRd*; or MAs*,MWr*. Additionally, when MCs* is set to a logic "1," the MData[7:0] pins are in a high-impedance state but the MInt* pin remains operational.
	MW/R*, MRd*	Microprocessor Write/Read, Read Control	2E	TTL	I	When MSyncMode is set to a logic "1," this pin is a read/write control pin. In this mode, when MW/R* is set to a logic "1," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. Also in this mode, when MW/R* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins is read and its value placed on the MData[7:0] pins. Both read and write accesses assume the device is chip selected (MCs* = 0), the address is valid (MAs* = 0), and the device is not being reset (Reset* = 1). When MSyncMode is set to a logic "0," this pin is a read control pin. In this mode, when Rd* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins. The read and its value placed on the MData[7:0] pins. The read access assumes the device is chip selected (MCs* = 0), a write access is not being requested (MWr* = 1), and the device is not being reset (Reset* = 1).

Table A-1.	RS8252/3 Pin Definitions	(4 of 13)
------------	--------------------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MAs*,MWr*	Microprocessor Address Strobe, Write Control	1D	TTL	-	When MSyncMode is set to a logic "1," this pin is an address strobe pin. When the MAs* pin is set to a logic "0," it indicates a valid address, MAddr[6:0]. This signal is used to qualify read and write accesses. When MSyncMode is set to a logic "0," this pin is a write control pin. When MWr* is set to a logic "0," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. The write access assumes the device is chip selected (MCs* = 0), a read access is not being requested (MRd* = 1), and the device is not being reset (Reset* = 1).
	MAddr[8]	Microprocessor	19B	TTL	Ι	These seven bits are an address input for identifying the register that will be accessed
	MAddr[7]		21A	TTL	I	identifying the register that will be accessed.
<u> </u>	MAddr[6]		22A	TTL	I	
ace (cont	MAddr[5]		21B	TTL	I	
	MAddr[4]		20A	TTL	Ι	
Inter	MAddr[3]		22B TTL I			
ssor	MAddr[2]		23B	TTL	1	
oroce	MAddr[1]		24A	TTL	Ι	
licrop	MAddr[0]		23A	TTL	I	
2	MData[7]	Microprocessor	24B	TTL	I/O	These eight bits are a bidirectional data bus for
	MData[6]	Data Bus	25B	TTL	I/O	transferring the read and write data.
	MData[5]		25A	TTL	I/O	
	MData[4]		25C	TTL	I/O	
	MData[3]		26B	TTL	I/O	
	MData[2]		26C	TTL	I/O	
	MData[1]		25D	TTL	I/O	
	MData[0]		25E	TTL	I/O	
	MInt* (a) (b)	Microprocessor Interrupt	1P 15AF	TTL	0	When a logic "0" is read on this pin, the device needs servicing. It remains asserted until the pending interrupt is acknowledged. This pin is an open drain output for an external wired "OR" logic implementation.

A.1 RS8252/3 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
3)	TRST*	Test Reset	12B	TTL	Ι	When this pin is asserted, the internal boundary- scan logic is reset. This pin has a pull-up resistor.
49.1a-199	ТСК	Test Clock	1U	TTL	Ι	This pin samples the value of TMS and TDI on its rising edge in order to control the boundary scan operations.
IEEE 11	TMS	Test Mode Select	1V	TTL	Ι	This pin controls the boundary-scan Test Access Port (TAP) controller operation.
AG (see	TDI(a)	Test Data Input (PHY a)	2V	TTL	I	This pin is the serial test data input.
Ľ	TDO(b)	Test Data Output (PHY b)	10B	TTL	0	This pin is the serial test data output.

Table A-1. RS8252/3 Pin Definitions (5 of 13)

Table A-1.	RS8252/3 Pin Definitions	(6 of 13)
------------	--------------------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description								
	StatOut[7] (a) (b)	Status Outputs[7:0] (PHY a, b)	1K 26AB	TTL	0	This pin reflects either the value in bit 7 of the OUTSTAT register (0x02) or LOS, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial clock output (RS8250 only).								
Status	StatOut[6] (a) (b)		2P 25AF	TTL	0	This pin reflects either the value in bit 6 of the OUTSTAT register (0x02) or OOF, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial clock output (RS8250 only).								
	StatOut[5] (a) (b)		2L 25AB	TTL	0	This pin reflects either the value in bit 5 of the OUTSTAT register (0x02) or LOP, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link indication output. This output will be high during the time that clock/data outputs contain pulses for D1-D3 octets. It will be low during the time that clock/data outputs contain pulses for D4-D12 octets.								
	StatOut[4] (a) (b)		1N 24AF	TTL	0	This pin reflects either the value in bit 4 of the OUTSTAT register (0x02) or AIS-L, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link serial clock output.								
	StatOut[3] (a) (b)										1L 26AA	TTL	0	This pin reflects either the value in bit 3 of the OUTSTAT register (0x02) or RDI-L, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link indication output. This output will be high during the time that clock/data inputs are expected for D1-D3 octets, and low for D4-D12 octets.
	StatOut[2] (a) (b)				2N 23AF	TTL	0	This pin reflects either the value in bit 2 of the OUTSTAT register (0x02) or AIS-P, as selected by bit 2 of the GEN register (0x00). For RS8250 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will output a pulse at the beginning of every cell slot time (both idle and data cells), synchronized to the UTOPIA transmit side.						
	StatOut[1] (a) (b)			2M 26Y	TTL	0	This pin reflects either the value in bit 1 of the OUTSTAT register (0x41) or RDI-P, as selected by bit 2 of register GEN (0x00).							
	StatOut[0] (a) (b)		1M 16AF	TTL	0	This pin reflects either the value in bit 0 of the OUTSTAT register (0x41) or LOCD, as selected by bit 2 of register GEN (0x00).								

Table A-1.	RS8252/3	Pin	Definitions	(7 of 13)
------------	----------	-----	-------------	-----------

A.1 RS8252/3 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
	UTxClk	UTOPIA Transmit Clock	25AE	TTL	I	The data transfer/interface byte clock is provided by the ATM layer to the PHY layer for synchronizing transfers on TxData.
	UTxEnb*	UTOPIA Transmit Enable	10AE	TTL	Ι	The Enable data transfers signal is active low. It is asserted by the ATM layer during cycles when TxData contains valid cell data.
	UTxAddr[0]	LSB	2AC	TTL	Ι	These pins are the address of the PHY device being
	UTxAddr[1]		1AE	TTL	-	selected. The address is driven from the ATM to the multi-PHY layer to poll and select the appropriate
	UTxAddr[2]	UTOPIA Transmit	1AD	TTL	Ι	multi-PHY device. Each multi-PHY device must maintain its address. Address 31 indicates a null
	UTxAddr[3]	Address	2AD	TTL	Ι	PHY port.
	UTxAddr[4]	MSB	5AE	TTL	Ι	
	UTxData[0]	UTOPIA Transmit	2AE	TTL	I	The Data bus is driven from the ATM layer to the
	UTxData[1]	Data	6AE	TTL	I	PHY. UTxData[15] is the MSB of the high octet and UTxData[7] is the MSB of the lower octet.
lit	UTxData[2]		3AE	TTL	I	
ansn	UTxData[3]		5AF	TTL	I	
IA Tr	UTxData[4]		2AF	TTL	Ι	
UTO	UTxData[5]		6AF	TTL	-	
	UTxData[6]		3AF	TTL	-	
	UTxData[7]		7AF	TTL	Ι	
	UTxData[8]		4AE	TTL	Ι	
	UTxData[9]		7AE	TTL	Ι	
	UTxData[10]		4AF	TTL	Ι	
	UTxData[11]		8AE	TTL	Ι	
	UTxData[12]		11AE	TTL	Ι	
	UTxData[13]		8AF	TTL	Ι	
	UTxData[14]		11AF	TTL	Ι	
	UTxData[15]		9AE	TTL	Ι	
	UTxPrty	UTOPIA Transmit Parity Input	12AE	TTL	I	The Transmit Data bus checks for odd parity over UTxData [7:0] coming from the ATM layer. In 16-bit mode, it checks for odd parity over UTxData[15:0].

Table A-1.	RS8252/3 Pin Definitions	(8 of 13)
------------	--------------------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	UTxSOC	UTOPIA Transmit Start of Cell	12AF	TTL	I	The Start of Cell signal is active high. It is asserted by the ATM layer during cycles when UTxData contains the first valid byte of the cell.
UTOPIA Transmit (cont.)	UTxCIAv (a) (b)	UTOPIA Transmit Cell Available (PHY a, b)	9AF 25W	TTL	0	This signal indicates FIFO full or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that a maximum of four more transmit data writes will be accepted. For cell-level flow control in an multi-PHY envi- ronment, UTXCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the UTxAddr lines. The polled multi-PHY device asserts UTXCIAv high to indicate it can accept the transfer of a complete cell, otherwise it deasserts the signal. ⁽¹⁾
OPIA Receive	URxClk	UTOPIA Receive Clock	24AE	TTL	I	The data transfer/interface byte clock is provided by the ATM layer to the PHY layer for synchronizing transfers on URxData.
	URxEnb*	UTOPIA Receive Enable	10AF	TTL	Ι	The Enable receive data signal is active low. It is asserted by the ATM layer to indicate that URxData and UxSOC will be sampled at the end of the next cycle. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high- impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted.
	URxAddr[0]	UTOPIA Receive	25V	TTL	I	This is the address of the PHY device being
	URxAddr[1]	Address	25M	TTL	Ι	selected. It is driven from the ATM to the multi-PHY layer to poll and select the appropriate multi-PHY
	URxAddr[2]		25AD	TTL	I	device. URxAddr [4] is the MSB. Each multi-PHY device must maintain its address. Address 31
	URxAddr[3]		26AC	TTL	Ι	indicates a null PHY port.
	URxAddr[4]		26AE	TTL	I	

A.1 RS8252/3 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description				
	URxData[0]	UTOPIA Receive	14AE	TTL	0	The Data bus is driven from the ATM layer to the				
	URxData[1]	Data Bus	26T	TTL	0	PHY layer. URxData[15] is the MSB of the high octet and URxData[7] is the MSB of the lower octet.				
	URxData[2]		25AA	TTL	0	To support multiple PHY configurations, URxData				
	URxData[3]		14AF	TTL	0	enabled only when URxEnb* is asserted.				
	URxData[4]		26R	TTL	0					
	RxData[5]		15AE	TTL	0					
	URxData[6]		25R	TTL	0					
	URxData[7]		25T	TTL	0					
	URxData[8]		25P	TTL	0					
	URxData[9]		26U	TTL	0					
(cont.)	URxData[10]		26P	TTL	0					
	URxData[11]		25Y	TTL	0					
eive	URxData[12]		26W	TTL	0					
A Rec	URxData[13]		25N	TTL	0					
10DI	URxData[14]		25U	TTL	0					
5	URxData[15]		26N	TTL	0					
	URxPrty	UTOPIA Receive Parity	26V	TTL	0	The Data bus parity is odd parity for URxData[7:0], driven by the PHY layer. In 16-bit mode, this is the odd parity bit over URxData[15:0]. To support multiple PHY configurations, URxPrty can be placed in a high-impedance state which is enabled only in cycles following those with URxEnb* asserted. ⁽¹⁾				
	URxSOC	UTOPIA Receive Start of Cell	13AF	TTL	0	The Start of Cell signal is active high. It is asserted by the PHY layer when URxData contains the first valid byte of the cell. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted. ⁽¹⁾				

Table A-1. RS8252/3 Pin Definitions (9 of 13)

ATM Physical Interface Devices—ATM PHY

	Pin Label	Signal Name	No.	Туре	I/O	Description
UTOPIA Receive (cont.)	URxClAv (a) (b)	UTOPIA Receive Cell Available (PHY a, b)	13AE 26AD	TTL	0	This signal indicates FIFO empty or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that in the current cycle there is no valid data for delivery to the ATM layer. For cell-level flow control in an multi-PHY envi- ronment, URxClav is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the URxAddr lines. The polled multi-PHY device asserts URxClav high to indicate it has a complete cell available for transfer to the ATM layer, otherwise it deasserts the sig- nal. ⁽¹⁾

Table A-1. RS8252/3 Pin Definitions (10 of 13)

ATM Physical Interface Devices—ATM PHY

A.1 RS8252/3 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
Supply Voltage	PWR	Supply Voltage	6G 6H 6W 6Y 7F 7J 7V 7AA 8F 8J 8V 8AA 9G 9H 9W 9Y 18G 18H 18W 18Y 19F 19J 19V 19AA 20F 20J 20V 20AA 21G 21H 21Y			These pins are power supply connections.
	Analog PWR	Analog Supply Voltage		-	-	This pin is an analog power supply connection.

Table A-1.	RS8252/3 Pin	Definitions	(11 of 13)
------------	--------------	-------------	------------

ATM Physical Interface Devices—ATM PHY

	Pin Label	Signal Name	No.	Туре	I/O	Description					
Supply Voltage (cont.)	GND	Ground	6F 6J 6V 6AA 7G 7H 7W 7Y 8G 8H 8W 8Y 9F 9J 9V 9AA 18F 18J 18V 18AA 19G 19H 19W 19Y 20G 20H 20W 20Y 21F 21J 21V 21AA			These pins are ground connections.					
	Analog GND	Analog Ground		-	-	This pin is an analog ground connection.					
	V _{GG}	Electrostatic Discharge (ESD) Supply Voltage	2D 23AE	-	-	This pin is an ESD supply connection. If using this device in a system with 5 V logic, this pin must be connected to 5 V. If using in a 3.3 V system only, leave this pin unconnected.					
1.	RS8252/3 defaults to UTOPIA Level 2 when reset causing the UTxCIAv, URxCIAv, URxSOC, and URxPrty signals to be in high- impedance state. This may cause initialization problems for ATM layer UTOPIA Level 1 devices. Therefore, it is recommended that pulldown resistors be used for these devices.										

Table A-1. RS8252/3 Pin Definitions (12 of 12)

A.2 RS8252/3 Register Map

A.2 RS8252/3 Register Map

There are seven primary address pins, Addr[6:0], which designate the 128 address locations on each port of the device. To accommodate multiple PHY parts; i.e., RS8252/3/4/5, a total of nine pins are allocated for addressing. The eighth and ninth address bits determine which port is being accessed. The remaining address bits point to the same register on each device. The following formula is used to determine an address on a specific port:

single address + 80 (register map size) x n (port number) = multi-phy address

where: n = 0 for a single device n = 0 - 1 for a dual device n = 0 - 3 for a quad device

Addressing for the various PHY parts is further described in Table A-2.

Part Number	Port Number	Hex Address Range	Address Range
RS 8250/1/2/3/4/5	First Port (0)	00 - 7F	000000000 - 001111111
RS8252/3/4/5	Second Port (1)	80 - FF	010000000 - 011111111
RS8254/5	Third Port (2)	100 - 17F	100000000 - 101111111
RS8254/5	Fourth Port (3)	180 - 1FF	110000000 - 111111111

Table A-2. Multi-PHY Addressing

A.3 RS8252/3 Electrical and Mechanical Description

The section describes how the RS8252/3's electrical and mechanical characteristics differ from the RS8251 single device. The timing, absolute maximum ratings, and DC characteristics are the same for the single, dual and quad versions of this product.

A.3 RS8252/3 Electrical and Mechanical Description

ATM Physical Interface Devices—ATM PHY

A.3.1 RS8252/3 Mechanical Drawing

The RS8252/3 mechanical drawing is shown in Figure A-3.





Appendix B: RS8254/5 Quad PHY Device

This appendix describes the RS8254/5 Quad PHY and how it differs from the RS8251 PHY.

B.1 RS8254/5 Pinout and Pin Descriptions

Figure B-1 is a pinout diagram for the RS8254/5 ATM Transmitter/Receiver. It is a quad CMOS integrated circuit packaged in a 256-pin BGA. All unused input pins should be connected to ground. Unused outputs should be left unconnected.

Figure B-1.	RS8254/5 Pinout Diagram (top view, left side)	
-------------	---	--

	A	B	С	D	Ε	F	G	H	J	K	L	М	N
1	NC	NC ●	OneSecin	MAs*,MWr*	• StatOut[0](d)	URxCIAv(d)	StatOut[5](d)	StatOut[2](d)	• StatOut[6](d)	StatOut[7](a) StatOut[3](a)	StatOut[0](a)	StatOut[4](a)
2	NC NC	MInt*(d) ●	MSyncMode	VGG	MW/R*,MRd*	UTxCIAv(d)	• StatOut[3](d)	StatOut[1](d)	• StatOut[4](d)	StatOut[7](d)	StatOut[5](a)	StatOut[1](a)	StatOut[2](a)
3	● NC	MCs*											
4	LRxClk+(d)	Reset*											
5	ERxClk-(d)	LRxData-(d)											
6	LSigDet(d)	LRxData+(d)				GND	PWR	PWR	GND				
7	LTxData-(d)	LTxData+(d)				PWR	GND	GND	● PWR				
8	• LTxClkO-(d)	LTxClkO+(d)				PWR ●	GND	GND ●	● PWR				
9	• LTxClkI-	LTxClkI+				GND	PWR	PWR	GND				
10	● LPLLClk	TDO(d) ●											
11	• TxDL(d)	TxFrameRef(d))										
12	● RxFrameRef	TRST* ● (d)					DCOO						
13	MCIk,MAcsSe	OneSecOut(d)				/-	256-pir	n BGA					
14	● StatOut[1](c	StatOut[5](c)				(Iop View,	Left Side)					
15	StatOut[3](c	StatOut[7](c)											
16	StatOut[6](c	StatOut[4](c)											
17	StatOut[2](c)	StatOut[0](c)											
18		URxCIAv(c)				GND	PWR	PWR	● GND				
19	● Mint*(c)	MAddr[8]				PWR	GND	GND	PWR				
20	MAddr[4]	NC ●				PWR	GND	GND	PWR				
21	MAddr[7]	MAddr[5]				GND ●		PWR	GND				
22	MAddr[6]	MAddr[3]					F VVIX		510				
23	MAddr[0]	MAddr[2]											
24	MAddr[1]	MData[7]											
25	MData[5]	MData[6]	MData[4]	MData[1]	MData[0]	LRxClk-(c)		LRxData-(c)	● I TxData-(c)	LTxClkO-(c)		URxAddr[1]	URxData[13]
26		MData[3]	MData[2]	NC ●		VGG		LRxClk+(c)		LTxData+(c)		, RxFrameRef(c) ●)
	NU		iviDalä[2]		UNESECULI(C)		rkndig+(C)				TXDE(C)		UKADdid[10]

B.1 RS8254/5 Pinout and Pin Descriptions

Figure B-2.	RS8254/5 Pinout	Diagram (Top View,	Right Side)
-------------	-----------------	-----------	-----------	-------------

Р	R	Т	U	V	W	Y	AA	AB	AC	AD	AE	AF	٦
Mint*(a) ● F	€ RxFrameRef(a)	TxDL(a)	тск	TMS	LTxClkO-(a	LTxData-(a)	LSigDet(a)	LRxClk-(a)	LRxClk+(a)	UTxAddr[2]	UTxAddr[1]	NC ●	1
StatOut[6](a)	● OneSecOut(a)	TxFrameRef(a)) 8khzln	TDI(a)	• LTxClkO+(a)	LTxData+(a) ●	● LRxData+(a)	LRxdata-(a)	UTxAddr[0]	UTxAddr[3]	● UTxData[0]	UTxData[4]	2
											UTxData[2]	UTxData[6]	3
												UTxData[10]	4
												UTxData[3]	5
				GND		PWR	•				•	UTxData[5]	6
				PWR	PWR	GND	GND				UIxData[1]	UTxData[7]	7
				PWR	GND	GND	PWR				UTxData[9]	UTxData[13]	8
				GND	GND	PWR	PWR				UTxData[11]	UTxCIAv(a)	9
					PWR		GND				UTxData[15]] URxEnb*	10
											UTxEnb*	UTxData[14]	11
											UTxData[12]	UTxSOC	12
											UTxPrty	URxSOC	13
					RS82 256-pi	254/5 In BGA					URxCIAv(a)	URxData[3]	14
				()	op View, I	Right Side					URxData[0]	MInt*(b)	15
											URxData[5]	StatOut[0](b)) 16
											OneSecOut(b) RxFrameRef(b)	17
				GND	•	PWR	•				TxFrameRef(b) LTxClkO-(b)	18
				PWR	PWR	GND	GND				TxDL(b)	LTxData-(b)	10
				PWR	GND	GND	PWR				LTxClkO+(b)	LSigDet(b)	19
				GND	GND	PWR	PWR				ETxData+(b)	LRxClk-(b)	20
				•	PWR	•	GND				● LRxData+(b)	● LRxClk+(b)	21
											LRxData-(b)	• StatOut[2](b)	22
											VGG	StatOut[4](b)	23
URxData[8]		URxData[7]		URxAddr[0]		URxData[11]		StatOut[5](b)		URxAddr[2]	URxClk	• StatOut[6](h)	24
URxData[10]	URxData[6]	URxData[1]	URxData[14]	URxPrtv	UTxCIAv(b)	StatOut[1](b)	URxData[2]	StatOut[7](b)	● NC	URxCIAv(b)	UTxClk	NC	25
•	URxData[4]	•	URxData[9]	•	URxData[12]	•	StatOut[3](b)	•	URxAddr[3]	• •	URxAddr[4]	•	26

B.1 RS8254/5 Pinout and Pin Descriptions

Pin names and numbers are listed in Table B-1. An asterisk (*) following a pin label indicates that the pin logic level is active low.

Table B-1.	RS8254/5 Pin	Definitions	(1	of	13)
------------	--------------	-------------	----	----	-----

	Pin Label	Signal Name	No.	Туре	I/O	Description	
Clock and Control	Reset*	Device Reset	4B	TTL	Ι	This pin is used to reset the device when asserted low.	
	OneSecIn	One-Second Strobe	1C	TTL	I	This input is used to latch device status, typically at 1 second intervals.	
	OneSecOut (a) (b) (c) (d)	One-Second Output (PHY a) (PHY b) (PHY c) (PHY d)	2R 16AE 26E 13B	TTL	0	This pin is a 1-second count derived from the 8khzIn input (pin 37).	
	TxFrameRef (a) (b) (c) (d)	Transmit Frame Clock (PHY a) (PHY b) (PHY c) (PHY d)	2T 17AE 25L 11B	TTL	0	This pin can be either an 8 kHz output derived from the Transmit SDH frame or a 19.44 MHz output derived from the transmit clock, as selected by bit 1 of the TXSEC (0xOC) register.	
	(a) (b) (c) (d)	Receive Frame Clock (PHY a) (PHY b) (PHY c) (PHY d)	1R 17AF 26M 12A	TTL	0	This pin can be either an 8 kHz output derived from the Receive SDH frame or a 19.44 MHz output derived from the recovered (receive) clock as selected by bit 1 of the RXSEC (0x45) register.	
	8kHzIn	8 kHz Reference Clock Input	2U	TTL	I	This pin is an 8 kHz clock input used to derive OneSecOut (pin 34). The 155.52 MHz transmit clock can be synthesized from this clock.	
	TxDL (RS8254 Only) (a) (b) (c) (d)	Transmit Data Link Input (PHY a) (PHY b) (PHY c) (PHY d)	1T 18AE 26L 11A	TTL	Ι	This pin is used to input data for D1-D3, D4-D12. (It exists on the RS8254 WAN device but not the RS8255 LAN device.)	

Table B-1.	RS8254/5	Pin	Definitions	(2 of	13)
------------	----------	-----	-------------	-------	-----

	Pin Label	Signal Name	No.	Туре	I/O	Description
PMD Line Interface	LTxClkI-	Line Transmit Clock Input Negative Polarity	9A	PECL	Ι	This pin transmits the timing source directly to the LTxClkO pin if an external source is selected by bits 3 and 4 in the CLKREC register (0x01). This pin is intended to operate at 155.52 MHz. The source must be accurate to 20 PPM.
	LTxClkI+	Line Transmit Clock Input Positive Polarity	9B	PECL	I	This pin transmits the timing source directly to the LTxClkO pin if an external source is selected by bits 3 and 4 in the CLKREC register (0x01). This pin is intended to operate at 155.52 MHz. The source must be accurate to 20 PPM.
	LTxClkO- (a) (b) (c) (d)	Line Transmit Clock Output Negative Polarity (PHY a, b, c, d)	1W 18AF 25K 8A	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLClk, 8kHzln, Loop-timed, or LTxClkI+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.
B.1 RS8254/5 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
Interface (cont.)	LTxClkO+ (a) (b) (c) (d)	Line Transmit Clock Output Positive Polarity (PHY a, b, c, d)	2W 19AE 26J 8B	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLClk, 8kHzln, Loop-timed, or LTxClkI+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.
	LTxData- (a) (b) (c) (d)	Line Transmit Output Negative Polarity (PHY a, b, c, d)	1Y 19AF 25J 7A	PECL	0	This pin transfers SDH-framed data from the RS8251 to the PMD in differential serial NRZ format.
	LTxData+ (a) (b) (c) (d)	Line Transmit Output Positive Polarity (PHY a, b, c, d)	2Y 20AE 26K 7B	PECL	0	This pin transfers SDH-framed data from the RS8251 to the PMD in differential serial NRZ format.
	LRxClk- (a) (b) (c) (d)	Line Receive Clock Negative (PHY a, b, c, d)	1AB 21AF 25F 5A	PECL	I	This pin is the receive clock.
	LRxClk+ (a) (b) (c) (d)	Line Receive Clock Positive (PHY a, b, c, d)	1AC 22AF 26H 4A	PECL	Ι	This pin is the receive clock.
PMD Line	LRxData- (a) (b) (c) (d)	Line Receive Input Negative (PHY a, b, c, d)	2AB 22AE 25H 5B	PECL	I	This pin receives differential serial NRZ data from the PMD.
	LRxData+ (a) (b) (c) (d)	Line Receive Input Positive (PHY a, b, c, d)	2AA 21AE 26G 6B	PECL	I	This pin receives differential serial NRZ data from the PMD.
	LSigDet (a) (b) (c) (d)	Line Signal Detection (PHY a, b, c, d)	1AA 20AF 25G 6A	TTL	I	This pin is high when the PMD is receiving a valid signal. Rockwell recommends that a comparator be used (see Figure 2-3).
	LPLLCIk	Line Phase Loop Lock Clock	10A	TTL	I	This pin is a 19.44 MHz clock input. The transmit synthesizer (PLL) uses this clock to generate 155.52 MHz LTxClkO output when bits 3 and 4 of the CLKREC register (0x01) are set to "0."
						NOTE: The transmit synthesizer PLL and clock recovery PLL use this input as a reference clock regardless of the timing source selection.

Table B-1. RS8254/5 Pin Definitions (4	l of 13)
--	----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MCIk, MAcsSel	Microprocessor Clock, Access Time Select	13A	TTL	I	When MSyncMode is set to a logic "1," the MClk pin is a clock signal that samples the microprocessor interface pins (MCs*, MW/R*, MAs*, MAddr[6:0], MData[7:0]) on its rising edge. Additionally, the rising edge of MClk may cause the microprocessor interface output pins (MData[7:0], MInt*) to change states. When MSyncMode is set to a logic "0," the MAcs- Sel pin selects the asynchronous interface access time. A logic "0" selects a power-saving access mode (130 ns) while a logic "1" selects the high-perfor- mance access mode (80 ns).
Ce	MSyncMode	Microprocessor Synchronous/Asy nchronous Bus Mode Select	2C	TTL		A logic "1" selects the synchronous bus mode compatible with Bt8230 and Bt8233. In this mode, the microprocessor pins are defined as follows: MClk (pin 30), MW/R* (pin 7), MAs* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20-28). A logic "0" selects the asynchronous SRAM- type bus mode. In this mode, the pins are defined as follows: MAcsSel (pin 30), MRd* (pin 7), MWr* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20-28).
Microprocessor Interfac	MCs*	Microprocessor Chip Select	3B	TTL	I	When MCs* is set to a logic "0," the device is enabled for read and write accesses. When MCs* is set to a logic "1," the device will not respond to input signal transitions on MClk,MAcsSel; MW/R*,MRd*; or MAs*,MWr*. Additionally, when MCs* is set to a logic "1," the MData[7:0] pins are in a high-impedance state but the MInt* pin remains operational.
	MW/R*, MRd*	Microprocessor Write/Read, Read Control	2E	TTL	I	When MSyncMode is set to a logic "1," this pin is a read/write control pin. In this mode, when MW/R* is set to a logic "1," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. Also in this mode, when MW/R* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins. Also in this mode, when MW/R* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins is read and its value placed on the MData[7:0] pins. Both read and write accesses assume the device is chip selected (MCs* = 0), the address is valid (MAs* = 0), and the device is not being reset (Reset* = 1). When MSyncMode is set to a logic "0," this pin is a read control pin. In this mode, when Rd* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins. The read access assumes the device is chip selected (MCs* = 0), a write access is not being requested (MVr* = 1), and the device is not being reset (Reset* = 1).

Table B-1.	RS8254/5 Pin Definitions	(5 of 13)
		(0 01 10)

	Pin Label	Signal Name	No.	Туре	I/O	Description	
	MAs*,MWr*	Microprocessor Address Strobe, Write Control	1D	TTL	I	When MSyncMode is set to a logic "1," this pin is an address strobe pin. When the MAs* pin is set to a logic "0," it indicates a valid address, MAddr[6:0]. This signal is used to qualify read and write accesses. When MSyncMode is set to a logic "0," this pin is a write control pin. When MWr* is set to a logic "0," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. The write access assumes the device is chip selected (MCs* = 0), a read access is not being requested (MRd* = 1), and the device is not being reset (Reset* = 1).	
	MAddr[8]	Microprocessor	19B	TTL	I	These seven bits are an address input for identifying	
	MAddr[7]	Address Bus	21A	TTL	Ι	the register that will be accessed.	
	MAddr[6]			22A	TTL	I	
ont.)	MAddr[5]		21B	TTL	I		
ce (c	MAddr[4]		20A	TTL	I		
ıterfa	MAddr[3]		22B	TTL	I		
sor Ir	MAddr[2]		23B	TTL	I		
oces	MAddr[1]		24A	TTL	I		
cropr	MAddr[0]		23A	TTL	I		
Mi	MData[7]	Microprocessor Data Bus	24B	TTL	I/O	These eight bits are a bidirectional data bus for transferring the read and write data	
	MData[6]		25B	TTL	I/O		
	MData[5]		25A	TTL	I/O		
	MData[4]		25C	TTL	I/O		
	MData[3]		26B	TTL	I/O		
	MData[2]		26C	TTL	I/O		
	MData[1]		25D	TTL	I/O		
	MData[0]		25E	TTL	I/O		
	MInt* (a) (b) (c) (d)	Microprocessor Interrupt	1P 15AF 19A 2B	TTL	0	When a logic "0" is read on this pin, the device needs servicing. It remains asserted until the pending interrupt is acknowledged. This pin is an open drain output for an external wired "OR" logic implementation.	

	Pin Label	Signal Name	No.	Туре	I/O	Description	
3)	TRST*	Test Reset	12B	TTL	l	When this pin is asserted, the internal boundary-scan logic is reset. This pin has a pull-up resistor.	
49.1a-199	ТСК	Test Clock	1U	TTL	l	This pin samples the value of TMS and TDI on its rising edge in order to control the boundary scan operations.	
IEEE 11	TMS	Test Mode Select	1V	TTL	I	This pin controls the boundary-scan Test Access Port (TAP) controller operation.	
AG (see	TDI(a)	Test Data Input (PHY a)	2V	TTL	I	This pin is the serial test data input.	
LĹ	TDO(d)	Test Data Output (PHY d)	10B	TTL	0	This pin is the serial test data output.	

Table B-1.	RS8254/5 Pin Definitions	(7 of 13)
------------	--------------------------	-----------

B.1 RS8254/5 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description										
	StatOut[7] (a) (b) (c) (d)	Status Outputs[7:0] (PHY a, b, c, d)	1K 26AB 15B 2K	TTL	0	This pin reflects either the value in bit 7 of the OUTSTAT register (0x02) or LOS, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial clock output (RS8254 only).										
	StatOut[6] (a) (b) (c) (d)		2P 25AF 16A 1J	TTL	0	This pin reflects either the value in bit 6 of the OUTSTAT register (0x02) or OOF, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial data output (RS8254 only).										
	StatOut[5] (a) (b) (c) (d)		2L 25AB 14B 1G	TTL	0	This pin reflects either the value in bit 5 of the OUTSTAT register (0x02) or LOP, as selected by bit 2 of the GEN register (0x00). For RS8254 only: if selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link indication output. This output will be high during the time that clock/data outputs contain pulses for D1-D3 octets. It will be low during the time that clock/data outputs contain pulses for D4-D12 octets.										
tus	StatOut[4] (a) (b) (c) (d)		1N 24AF 16B 2J	TTL	0	This pin reflects either the value in bit 4 of the OUTSTAT register (0x02) or AIS-L, as selected by bit 2 of the GEN register (0x00). For RS8254 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link serial clock output.										
Stat	StatOut[3] (a) (b) (c) (d)		1L 26AA 15A 2G	TTL	0	This pin reflects either the value in bit 3 of the OUTSTAT register (0x02) or RDI-L, as selected by bit 2 of the GEN register (0x00). For RS8254 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link indication output. This output will be high during the time that clock/data inputs are expected for D1-D3 octets, and low for D4-D12.										
	StatOut[2] (a) (b) (c) (d)												2N 23AF 17A 1H	TTL	0	This pin reflects either the value in bit 2 of the OUTSTAT register (0x02) or AIS-P, as selected by bit 2 of the GEN register (0x00). For RS8254 only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will output a pulse at the beginning of every cell slot time (both idle and data cells), synchronized to the UTOPIA transmit side.
	StatOut[1] (a) (b) (c) (d)			2M 26Y 14A 2H	TTL	0	This pin reflects either the value in bit 1 of the OUTSTAT register (0x41) or RDI-P, as selected by bit 2 of register GEN (0x00).									
	StatOut[0] (a) (b) (c) (d)		1M 16AF 17B 1E	TTL	0	This pin reflects either the value in bit 0 of the OUTSTAT register (0x41) or LOCD, as selected by bit 2 of register GEN (0x00).										

ATM Physical Interface Devices—ATM PHY

	Pin Label	Signal Name	No.	Туре	I/O	Description
	UTxClk	UTOPIA Transmit Clock	25AE	TTL	I	The data transfer/interface byte clock is provided by the ATM layer to the PHY layer for synchronizing transfers on UTxData.
	UTxEnb*	UTOPIA Transmit Enable	10AE	TTL	I	The Enable data transfers signal is active low. It is asserted by the ATM layer during cycles when UTxData contains valid cell data.
	UTxAddr[0]	LSB	2AC	TTL	I	These pins are the address of the PHY device being
	UTxAddr[1]		1AE	TTL	I	selected. The address is driven from the ATM to the multi-PHY layer to poll and select the appropriate
	UTxAddr[2]	UTOPIA Transmit	1AD	TTL	I	multi-PHY device. Each multi-PHY device must
	UTxAddr[3]	Address	2AD	TTL	I	port.
	UTxAddr[4]	MSB	5AE	TTL	I	
	UTxData[0]	UTOPIA Transmit Data	2AE	TTL	I	The Data bus is driven from the ATM layer to the PHY.
	UTxData[1]		6AE	TTL	I	UTxData[15] is the MSB of the high octet and UTxData[7] is the MSB of the lower octet.
nit	UTxData[2]		3AE	TTL	I	
ansm	UTxData[3]		5AF	TTL	I	
IA Tr	UTxData[4]		2AF	TTL	I	
UTOF	UTxData[5]		6AF	TTL	I	
	UTxData[6]		3AF	TTL	I	
	UTxData[7]		7AF	TTL	I	
	UTxData[8]		4AE	TTL	I	
	UTxData[9]		7AE	TTL	I	
	UTxData[10]		4AF	TTL	I	
	UTxData[11]		8AE	TTL	I	
	UTxData[12]		11AE	TTL	I	
	UTxData[13]		8AF	TTL	I	
	UTxData[14]		11AF	TTL	I	
	UTxData[15]		9AE	TTL	I	
	UTxPrty	UTOPIA Transmit Parity Input	12AE	TTL	I	The Transmit Data bus checks for odd parity over UTxData [7:0] coming from the ATM layer. In 16-bit mode, it checks for odd parity over UTxData[15:0].

Table B-1. RS8254/5 Pin Definitions (8 of 13)

ATM Physical Interface Devices—ATM PHY

Table B-1. RS8254/5 Pin Definitions ((9 of 13)
---------------------------------------	-----------

Pin Label I/0 Signal Name No. Туре Description UTxSOC UTOPIA Transmit 12AF TTI L The Start of Cell signal is active high. It is asserted by Start of Cell the ATM layer during cycles when UTxData contains the first valid byte of the cell. UTxCIAv UTOPIA Transmit TTL 0 This signal indicates FIFO full or Cell Buffer Available. (a) Cell Available 9AF For octet-level flow control, this signal is active low **UTOPIA** Transmit (cont.) 25W (b) (PHY a, b, c, from the PHY layer to the ATM layer. It is asserted to indicate that a maximum of four more transmit data (c) d) 18A (d) 2F writes will be accepted. For cell-level flow control in an multi-PHY environment, UTxCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the UTxAddr lines. The polled multi-PHY device asserts UTxCIAv high to indicate it can accept the transfer of a complete cell, otherwise it deasserts the signal.⁽¹⁾ The data transfer/interface byte clock is provided by URxClk UTOPIA Receive TTI 24AE L the ATM layer to the PHY layer for synchronizing Clock transfers on URxData. URxEnb* **UTOPIA Receive** 10AF TTL L The Enable receive data signal is active low. It is Enable asserted by the ATM layer to indicate that URxData and URxSOC will be sampled at the end of the next cycle. In support of multiple PHY configurations, **JTOPIA Receive** when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted. URxAddr[0] **UTOPIA Receive** 25V TTI Т This is the address of the PHY device being selected. It is driven from the ATM to the multi-PHY layer to poll Address URxAddr[1] TTI L 25M and select the appropriate multi-PHY device. URxAddr [4] is the MSB. Each multi-PHY device must maintain URxAddr[2] 25AD TTL L its address. Address 31 indicates a null PHY port. URxAddr[3] 26AC TTL Т TTL URxAddr[4] 26AE L

ATM Physical Interface Devices—ATM PHY

	Pin Label	Signal Name	No.	Туре	I/O	Description
	URxData[0]	UTOPIA Receive	14AE	TTL	0	The Data bus is driven from the ATM layer to the PHY
	URxData[1]	Data Bus	26T	TTL	0	layer. URxData[15] is the MSB of the high octet and URxData[7] is the MSB of the lower octet. To support
UTOPIA Receive (cont.)	URxData[2]		25AA	TTL	0	multiple PHY configurations, URxData can be placed
	URxData[3]		14AF	TTL	0	URxEnb* is asserted.
	URxData[4]		26R	TTL	0	
(cont.)	URxData[5]		15AE	TTL	0	
	URxData[6]		25R	TTL	0	
	URxData[7]		25T	TTL	0	
	URxData[8]		25P	TTL	0	
	URxData[9]		26U	TTL	0	
	URxData[10]		26P	TTL	0	
	URxData[11]		25Y	TTL	0	
ceive	URxData[12]		26W	TTL	0	
IA Re	URxData[13]		25N	TTL	0	
тор	URxData[14]		25U	TTL	0	
ſ	URxData[15]		26N	TTL	0	
UTOPI	URxPrty	UTOPIA Receive Parity	26V	TTL	0	The Data bus parity is odd parity for URxData[7:0], driven by the PHY layer. In 16-bit mode, this is the odd parity bit over URxData[15:0]. To support multiple PHY configurations, URxPrty can be placed in a high- impedance state which is enabled only in cycles following those with URxEnb* asserted. ⁽¹⁾
	URxSOC	UTOPIA Receive Start of Cell	13AF	TTL	0	The Start of Cell signal is active high. It is asserted by the PHY layer when RxData contains the first valid byte of the cell. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted. ⁽¹⁾

Table B-1. RS8254/5 Pin Definitions (10 of 13)

Table B-1.	RS8254/5 Pin Definitions	(11 of 13)
------------	--------------------------	------------

B.1 RS8254/5 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
UTOPIA Receive (cont.)	URxClAv (a) (b) (c) (d)	UTOPIA Receive Cell Available (PHY a, b, c, d)	13AE 26AD 18B 1F	TTL	0	This signal indicates FIFO empty or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that in the current cycle there is no valid data for delivery to the ATM layer. For cell-level flow control in an multi-PHY environ- ment, URxCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the URxAddr lines. The polled multi-PHY device asserts URxCIAv high to indicate it has a com- plete cell available for transfer to the ATM layer, other- wise it deasserts the signal. ⁽¹⁾

ATM Physical Interface Devices—ATM PHY

	Pin Label	Signal Name	No.	Туре	I/O	Description
Supply Voltage	PWR	Supply Voltage	6G 6H 6W 6Y 7F 7J 7V 7AA 8F 8J 8V 8AA 9G 9H 9W 9Y 18G 18H 18W 18F 19J 19V 19AA 20F 20J 20V 20AA 21G 21H 21W 21Y			These pins are power supply connections.
	Analog PWR	Analog Supply Voltage		-	-	This pin is an analog power supply connection.

Table B-1. RS8254/5 Pin Definitions (12 of 13)

B.1 RS8254/5 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
Supply Voltage (cont.)	GND	Ground	6F 6J 6V 6AA 7G 7H 7W 7Y 8G 8H 8W 8Y 9F 9J 9V 9AA 18F 18J 18V 18AA 19G 19H 19W 19Y 20G 20H 20W 20Y 21F 21J 21V 21AA			These pins are ground connections.
	Analog GND	Analog Ground		-	-	This pin is an analog ground connection.
	V _{GG}	Electrostatic Discharge (ESD) Supply Voltage	2D 23AE	-	_	This pin is an ESD supply connection. If using this device in a system with 5 V logic, this pin must be connected to 5 V. If using in a 3.3 V system only, leave this pin unconnected.
No	tes: (1) RS8254 high-im recomm	/5 defaults to UTOPIA I pedance state. This ma nended that pulldown re	Level 2 wh y cause ini esistors be	en reset ca itialization e used for t	ausing ti problen these de	ne TxCIAv, RxCIAv, RxSOC, and RxPrty signals to be in ns for ATM layer UTOPIA Level 1 devices. Therefore, it is vices.

Table B-1. RS8254/5 Pin Definitions (13 of 13)

B.3 RS8254/5 Electrical and Mechanical Description

B.2 RS8254/5 Register Map

There are seven primary address pins, Addr[6:0], which designate the 128 address locations on each port of the device. To accommodate multiple PHY parts; i.e., RS8252/3/4/5, a total of nine pins are allocated for addressing. The eighth and ninth address bits determine which port is being accessed. The remaining address bits point to the same register on each device. The following formula is used to determine an address on a specific port:

single address + 80 (register map size) x n (port number) = multi-phy address

where: n = 0 for a single device n = 0 - 1 for a dual device n = 0 - 3 for a quad device

Addressing for the various PHY parts is further described in Table B-2.

Table B-2. Multi-PHY Addressing

Part Number	Port Number	Hex Address Range	Address Range
RS 8250/1/2/3/4/5	First Port (0)	00 - 7F	00000000 - 001111111
RS8252/3/4/5	Second Port (1)	80 - FF	010000000 - 011111111
RS8254/5	Third Port (2)	100 - 17F	100000000 - 101111111
RS8254/5	Fourth Port (3)	180 - 1FF	110000000 - 111111111

B.3 RS8254/5 Electrical and Mechanical Description

The section describes how the RS8254/5's electrical and mechanical characteristics differ from the RS8251 single device. The timing, absolute maximum ratings, and DC characteristics are the same for the single, dual and quad versions of this product.

B.3.1 RS8254/5 Mechanical Drawing

The RS8254/5 mechanical drawing is displayed in Figure B-3.

B.3 RS8254/5 Electrical and Mechanical Description





B.3 RS8254/5 Electrical and Mechanical Description

Appendix C: RS8250 PHY Device

This appendix describes the RS8250 PHY and how it differs from the RS8251 PHY.

C.1 RS8250 Pinout and Pin Descriptions

Figure C-1 is a pinout diagram for the RS8250 ATM Transmitter/Receiver. It is a quad CMOS integrated circuit packaged in a 156-pin BGA. All unused input pins should be connected to ground. Unused outputs should be left unconnected.

ATM Physical Interface Devices—ATM PHY

Figure C-1.	RS8250 Pinout Diagram (Top View, Left Side)	
-------------	---	--

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	NC NC	StatOut[1]	• StatOut[4]	StatOut[7]	• URxAddr[1]	URxData[15]	• URxData[13	GND •	• URxData[8]	URxData[6]	• URxData[3]	URxData[1]	● NC	NC ●
B	● MInt*	StatOut[0]	• StatOut[2]	StatOut[5]	• URxAddr[3]	GND	● URxData[14	URxData[11] URxData[7]	URxData[5]	● URxData[2	URxData[0] •	● NC	
С	● MCs*	MW/R*,MR	d* • StatOut[3]	StatOut[6]	• URxAddr[2]	URxPrty ●	● PWR	URxData[12]	• URxData[9]	PWR	● GND	URxCIAv	• URxEnb*	URxClk
D	● PWR	MAs*,MWr'	● PWR	GND	• URxAddr[4]	URxAddr[0]	● NC	PWR ●	• URxData[10]	PWR	• URxData[4]	GND	● PWR	UTxClk
E	• GND	GND	• MAddr[6]	MAddr[5]							• UTxEnb*	UTxCIAv	• UTxSOC	UTxPrty
F	MAddr[3]	MAddr[4]	MAddr[2]	MAddr[1]							● NC	NC ●	• UTxData[15	UTxData[14] ●
G	GND	MAddr[0]	MData[7]	GND			RS8 156-p	3250 in BGA			● NC	UTxData[11]) UTxData[13]	UTxData[12]
H	MData[6]	MData[5]	GND	NC			(Тор	View)			UTxData[10]	NC ●	UTxData[8]	UTxData[9]
J	MData[4]	PWR ●	PWR	MData[3]							• UTxData[7]	UTxData[6]	GND	UTxData[5]
K	MData[2]	MData[0]	MData[1]	NC ●							● PWR	NC ●	• UTxData[3]	UTxData[4]
L	GND	NC ●	MCIk,MAcsSel	TDI ●	● PWR	LTxClkI+	● NC	Analog GND	LSigDet	LRxClkI-	● NC	NC ●	● UTxData[1]	UTxData[2]
M	MSyncMode	OneSecIn ●	● Reset*	TRST*	PWR	LTxClkI-	PWR	LTxClkO+	Analog PWR	LRxData+ ●	● GND	UTxAddr[1]	● NC	UTxData[0]
N	• OneSecOut	TxFrameRef	e 8kHzIn	€	● TDO	GND	● GND	LTxData+	Analog PWR	GND	VGG	UTxAddr[2]	UTxAddr[4]	NC ●
P	● NC	RxFrameRef	TxDL	TMS	LPLLCIk	GND	LTxClkO-	LTxData-	Analog GND	LRxData-	ERxClk+	UTxAddr[0]	UTxAddr[3]	NC ●

Pin names and numbers are listed in Table C-1. An asterisk (*) following a pin label indicates that the pin logic level is active low.

C.1 RS8250 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
	Reset*	Device Reset	M3	TTL	Ι	This pin is used to reset the device when asserted low.
	OneSecIn	One-Second Strobe	M2	TTL		This input is used to latch device status, typically at 1-second intervals.
	OneSecOut	One-Second Output	N1	TTL	0	This pin is a 1-second count derived from the 8khzIn input (pin 37).
ock and Contro	TxFrameRef	Transmit Frame Clock	N2	TTL	0	This pin can be either an 8 kHz output derived from the Transmit SDH frame or a 19.44 MHz output derived from the transmit clock, as selected by bit 1 of the TXSEC (0xOC) register.
Cloc	RxFrameRef	Receive Frame Clock	P2	TTL	0	This pin can be either an 8 kHz output derived from the Receive SDH frame or a 19.44 MHz output derived from the recovered (receive) clock as selected by bit 1 of the RXSEC (0x45) register.
	8kHzIn	8 kHz Reference Clock Input	N3	TTL		This pin is an 8 kHz clock input used to derive OneSecOut (pin 34). The 155.52 MHz transmit clock can be synthesized from this clock.
	LTxClkI-	Line Transmit Clock Input Negative Polarity	M6	PECL	I	This pin transmits the timing source directly to the LTxClkO pin if an external source is selected by bits 3 and 4 in the CLKREC register (0x01). This pin is intended to operate at 155.52 MHz. The source must be accurate to 20 PPM.
face	LTxClkI+	Line Transmit Clock Input Positive Polarity	L6	PECL	Η	This pin transmits the timing source directly to the LTxClkO pin if an external source is selected by bits 3 and 4 in the CLKREC register (0x01). This pin is intended to operate at 155.52 MHz. The source must be accurate to 20 PPM.
PMD Line Inter	LTxClkO-	Line Transmit Clock Output Negative Polarity	Ρ7	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLClk, 8kHzln, Loop-timed, or LTxClkI+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.
	LTxClkO+	Line Transmit Clock Output Positive Polarity	M8	PECL	0	This pin is a 155.52 MHz output derived from one of four clock sources: LPLLCIk, 8kHzIn, Loop-timed, or LTxClkI+/ The clock source is selected in bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.
PMD Line Interface	LTxData-	Line Transmit Output Negative Polarity	P8	PECL	0	This pin transfers SDH-framed data from the RS8251 to the PMD in differential serial NRZ format.

Table C-1. RS8250 Pin Definitions (1 of 11)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	LTxData+	Line Transmit Output Positive Polarity	N8	PECL	0	This pin transfers SDH-framed data from the RS8251 to the PMD in differential serial NRZ format.
	LRxClk-	Line Receive Clock Negative	L10	PECL	I	This pin is the receive clock.
	LRxClk+	Line Receive Clock Positive	P11	PECL	I	This pin is the receive clock.
e (cont.	LRxData-	Line Receive Input Negative	P10	PECL	I	This pin receives differential serial NRZ data from the PMD.
Interfac	LRxData+	Line Receive Input Positive	M10	PECL	I	This pin receives differential serial NRZ data from the PMD.
PMD Line	LSigDet	Line Signal Detection	L9	TTL	I	This pin is high when the PMD is receiving a valid signal. Rockwell recommends that a comparator be used (see Figure 2-3).
	LPLLClk	Line Phase Loop Lock Clock	Ρ5	TTL	I	This pin is a 19.44 MHz clock input. The transmit synthesizer (PLL) uses this clock to generate 155.52 MHz LTxClkO output when bits 3 and 4 of the CLKREC register (0x01) are set to 0. NOTE: The transmit synthesizer PLL and clock recov-
						ery PLL use this input as a reference clock regardless of the timing source selection.

Table C-1.	RS8250 Pin Definitions	(2 of	11)
------------	------------------------	-------	-----

C.1 RS8250 Pinout and Pin Descriptions

Table C-1. RS8250 Pin Definitions	(3 of 11)
---	----------	---

	Pin Label	Signal Name	No.	Туре	I/O	Description
Ice	MCIk, MAcsSel	Microprocessor Clock, Access Time Select	L3	TTL	I	When MSyncMode is set to a logic "1," the MClk pin is a clock signal that samples the microprocessor interface pins (MCs*, MW/R*, MAs*, MAddr[6:0], MData[7:0]) on its rising edge. Additionally, the rising edge of MClk may cause the microprocessor interface output pins (MData[7:0], MInt*) to change states. When MSyncMode is set to a logic "0," the MAcs- Sel pin selects the asynchronous interface access time. A logic "0" selects a power-saving access mode (130 ns) while a logic "1" selects the high-perfor- mance access mode (80 ns).
Microprocessor Interfa	MSyncMode	Microprocessor Synchronous/As ynchronous Bus Mode Select	M1	TTL	1	A logic "1" selects the synchronous bus mode compatible with Bt8230 and Bt8233. In this mode, the microprocessor pins are defined as follows: MClk (pin 30), MW/R* (pin 7), MAs* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20-28). A logic "0" selects the asynchronous SRAM- type bus mode. In this mode, the pins are defined as follows: MAcsSel (pin 30), MRd* (pin 7), MWr* (pin 9), MCs* (pin 8), MInt* (pin 6), MAddr (pins 12-18), and MData (pins 20-28).
	MCs*	Microprocessor Chip Select	C1	TTL	I	When MCs* is set to a logic "0," the device is enabled for read and write accesses. When MCs* is set to a logic "1," the device will not respond to input signal transitions on MClk,MAcsSel; MW/R*,MRd*; or MAs*,MWr*. Additionally, when MCs* is set to a logic "1," the MData[7:0] pins are in a high-impedance state but the MInt* pin remains operational.
Microprocessor Interface (cont.)	MW/R*, MRd*	Microprocessor Write/Read, Read Control	C2	TTL	I	When MSyncMode is set to a logic "1," this pin is a read/write control pin. In this mode, when MW/R* is set to a logic "1," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. Also in this mode, when MW/R* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins. Also in this mode, when MW/R* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins is read and its value placed on the MData[7:0] pins. Both read and write accesses assume the device is chip selected (MCs* = 0), the address is valid (MAs* = 0), and the device is not being reset (Reset* = 1). When MSyncMode is set to a logic "0," this pin is a read control pin. In this mode, when Rd* is set to a logic "0," a read access is enabled and the memory location indicated by the MAddr[6:0] pins. The read access assumes the device is chip selected (MCs* = 0), a write access is not being requested (MWr* = 1), and the device is not being reset (Reset* = 1).

Table C-1.	RS8250 Pin Definitions	(4 of 11)
------------	------------------------	-----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MAs*,MWr*	Microprocessor Address Strobe, Write Control	D2	TTL	I	When MSyncMode is set to a logic "1," this pin is an address strobe pin. When the MAs* pin is set to a logic "0," it indicates a valid address, MAddr[6:0]. This signal is used to qualify read and write accesses. When MSyncMode is set to a logic "0," this pin is a write control pin. When MWr* is set to a logic "0," a write access is enabled and the MData[7:0] pin values will be written to the memory location indicated by the MAddr[6:0] pins. The write access assumes the device is chip selected (MCs* = 0), a read access is not being requested (MRd* = 1), and the device is not being reset (Reset* = 1).
	MAddr[8]	Microprocessor		TTL	I	These seven bits are an address input for identifying
	MAddr[7]	Address Bus		TTL	I	the register that will be accessed.
	MAddr[6]		E3	TTL	I	
ont.)	MAddr[5]		E4	TTL	I	
ce (c	MAddr[4]		F2	TTL	I	
iterfa	MAddr[3]		F1	TTL	I	
sor In	MAddr[2]		F3	TTL	I	
oces	MAddr[1]		F4	TTL	I	
cropr	MAddr[0]		G2	TTL	I	
Mic	MData[7]	Microprocessor	G3	TTL	I/O	These eight bits are a bidirectional data bus for
	MData[6]	Data Bus	H1	TTL	I/O	transferring the read and write data.
	MData[5]		H2	TTL	I/O	
	MData[4]		J1	TTL	I/O	
	MData[3]		J4	TTL	I/O	
	MData[2]		K1	TTL	I/O	
	MData[1]		K3	TTL	I/O	
	MData[0]		K2	TTL	I/O	
	MInt*	Microprocessor Interrupt	B1	TTL	0	When a logic "0" is read on this pin, the device needs servicing. It remains asserted until the pending interrupt is acknowledged. This pin is an open drain output for an external wired "OR" logic implementation.

C.1 RS8250 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
993)	TRST*	Test Reset	M4	TTL	ļ	When this pin is asserted, the internal boundary-scan logic is reset. This pin has a pull-up resistor.
1149.1a-1	ТСК	Test Clock	N4	TTL	l	This pin samples the value of TMS and TDI on its rising edge in order to control the boundary scan operations.
see IEEE	TMS	Test Mode Select	Ρ4	TTL	ļ	This pin controls the boundary-scan Test Access Port (TAP) controller operation.
JAG (TDI	Test Data Input	L4	TTL	I	This pin is the serial test data input.
5	TDO	Test Data Output	N5	TTL	0	This pin is the serial test data output.

Table C-1. RS8250 Pin Definitions (6	6 of 11)
--------------------------------------	----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
	StatOut[7]	Status Outputs[7:0]	A4	TTL	0	This pin reflects either the value in bit 7 of the OUTSTAT register (0x02) or LOS, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial clock output (WAN only).
	StatOut[6]		C4	TTL	0	This pin reflects either the value in bit 6 of the OUTSTAT register (0x02) or OOF, as selected by bit 2 of the GEN register (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial data output (WAN only).
	StatOut[5]		B4	TTL	0	This pin reflects either the value in bit 5 of the OUTSTAT register (0x02) or LOP, as selected by bit 2 of the GEN register (0x00). For WAN only: if selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1- D3 or D4-D12 receive data link indication output. This output will be high during the time that clock/data outputs contain pulses for D1-D3 octets. It will be low during the time that clock/data outputs contain pulses for D4-D12 octets.
Status	StatOut[4]		А3	TTL	0	This pin reflects either the value in bit 4 of the OUTSTAT register (0x02) or AIS-L, as selected by bit 2 of register GEN (0x00). If selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link serial clock output (WAN only).
	StatOut[3]		C3	TTL	0	This pin reflects either the value in bit 3 of the OUTSTAT register (0x02) or RDI-L, as selected by bit 2 of register GEN (0x00). For WAN only: if selected by bit 4 of TXLIN (0x0D) or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link indication output. This output will be high during the time that clock/data inputs are expected for D1-D3 octets, and low for D4-D12.
	StatOut[2]		B3	TTL	0	This pin reflects either the value in bit 2 of the OUTSTAT register (0x02) or AIS-P, as selected by bit 2 of the GEN register (0x00). For WAN only: if selected by bit 4 of TXLIN (0x0D)or bit 6 of TXSEC (0x0C), this pin will output a pulse at the beginning of every cell slot time (both idle and data cells), synchronized to the UTOPIA transmit side.
	StatOut[1]		A2	TTL	0	This pin reflects either the value in bit 1 of the OUTSTAT register (0x41) or RDI-P, as selected by bit 2 of register GEN (0x00).
	StatOut[0]		B2	TTL	0	This pin reflects either the value in bit 0 of the OUTSTAT register (0x41) or LOCD, as selected by bit 2 of register GEN (0x00).

C.1 RS8250 Pinout and Pin Descriptions

Table C-1. RS8250 Pin Definitions (7	7 of 11)
--------------------------------------	----------

	Pin Label	Signal Name	No.	Туре	I/O	Description
Data Link	TxDL	Transmit Data Link Input	P3	TTL	I	This pin is used to serially transmit data over the D1- D3 and D4-D12 data link (WAN only). This pin must be connected to ground on the RS8250.
	UTxClk	UTOPIA Transmit Clock	D14	TTL	I	The data transfer/interface byte clock is provided by the ATM layer to the PHY layer for synchronizing transfers on UTxData.
	UTxEnb*	UTOPIA Transmit Enable	E11	TTL	I	The Enable data transfers signal is active low. It is asserted by the ATM layer during cycles when UTxData contains valid cell data.
	UTxAddr[0]	LSB	P12	TTL	I	These pins are the address of the PHY device being
	UTxAddr[1]		M12	TTL	I	selected. The address is driven from the ATM to the multi-PHY layer to poll and select the appropriate
	UTxAddr[2]	UTOPIA Transmit	N12	TTL	I	multi-PHY device. Each multi-PHY device must maintain its address. Address 31 indicates a null PHY
	UTxAddr[3]	Address	P13	TTL	I	port.
	UTxAddr[4]	MSB	N13	TTL	I	
	UTxData[0]	UTOPIA Transmit	M14	TTL	I	The Data bus is driven from the ATM layer to the PHY.
	UTxData[1]	Data	L13	TTL	I	UTxData[15] is the MSB of the high octet and UTxData[7] is the MSB of the lower octet.
nit	UTxData[2]		L14	TTL	I	
ansn	UTxData[3]		K13	TTL	I	
PIA Tr	UTxData[4]		K14	TTL	I	
UTOF	UTxData[5]		J14	TTL	I	
	UTxData[6]		J12	TTL	I	
	UTxData[7]		J11	TTL	I	
	UTxData[8]		H13	TTL	I	
	UTxData[9]		H14	TTL	I	
	UTxData[10]		H11	TTL	I	
	UTxData[11]		G12	TTL	I	
	UTxData[12]		G14	TTL	I	
	UTxData[13]		G13	TTL	I	
	UTxData[14]		F14	TTL	I	
	UTxData[15]		F13	TTL	I	
	UTxPrty	UTOPIA Transmit Parity Input	E14	TTL	Ι	The Transmit Data bus checks for odd parity over UTxData [7:0] coming from the ATM layer. In 16-bit mode, it checks for odd parity over UTxData[15:0].

Table C-1. RS8250 Pin Definitions	(8 of 1	1)
-----------------------------------	---------	----

	Pin Label	Signal Name	No.	Туре	I/O	Description
	UTxSOC	UTOPIA Transmit Start of Cell	E13	TTL	I	The Start of Cell signal is active high. It is asserted by the ATM layer during cycles when UTxData contains the first valid byte of the cell.
UTOPIA Transmit (cont.)	UTxClAv	UTOPIA Transmit Cell Available	E12	TTL	0	This signal indicates FIFO full or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that a maximum of four more transmit data writes will be accepted. For cell-level flow control in an multi-PHY environ- ment, UTxCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the UTxAddr lines. The polled multi-PHY device asserts UTxCIAv high to indicate it can accept the transfer of a complete cell, otherwise it deasserts the signal. ⁽¹⁾
	URxClk	UTOPIA Receive Clock	C14	TTL	-	The data transfer/interface byte clock is provided by the ATM layer to the PHY layer for synchronizing transfers on URxData.
OPIA Receive	URxEnb*	UTOPIA Receive Enable	C13	TTL	Ι	The Enable receive data signal is active low. It is asserted by the ATM layer to indicate that URxData and URxSOC will be sampled at the end of the next cycle. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted.
5	URxAddr[0]	UTOPIA Receive	D6	TTL	I	This is the address of the PHY device being selected.
	URxAddr[1]	Address	A5	TTL	I	It is driven from the ATM to the multi-PHY layer to poll and select the appropriate multi-PHY device. URxAddr
	URxAddr[2]		C5	TTL	Ι	[4] is the MSB. Each multi-PHY device must maintain its address. Address 31 indicates a null PHY port
	URxAddr[3]		B5	TTL	Ι	
	URxAddr[4]		D5	TTL	Ι	

C.1 RS8250 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description
UTOPIA Receive (cont.)	URxData[0]	UTOPIA Receive Data Bus	B12	TTL	0	The Data bus is driven from the ATM layer to the PHY layer. URxData[15] is the MSB of the high octet and URxData[7] is the MSB of the lower octet. To support multiple PHY configurations, URxData can be placed in a high-impedance state which is enabled only when
	URxData[1]		A12	TTL	0	
	URxData[2]		B11	TTL	0	
	URxData[3]		A11	TTL	0	URxEnb* is asserted.
	URxData[4]		D11	TTL	0	
	RxData[5]		B10	TTL	0	
	URxData[6]		A10	TTL	0	
	URxData[7]		B9	TTL	0	
	URxData[8]		A9	TTL	0	
	URxData[9]		C9	TTL	0	
	URxData[10]		D9	TTL	0	
	URxData[11]		B8	TTL	0	
	URxData[12]		C8	TTL	0	
	URxData[13]		A7	TTL	0	
	URxData[14]		B7	TTL	0	
	URxData[15]		A6	TTL	0	
	URxPrty	UTOPIA Receive Parity	C6	TTL	0	The Data bus parity is odd parity for URxData[7:0], driven by the PHY layer. In 16-bit mode, this is the odd parity bit over URxData[15:0]. To support multiple PHY configurations, URxPrty can be placed in a high- impedance state which is enabled only in cycles following those with URxEnb* asserted. ⁽¹⁾
	URxSOC	UTOPIA Receive Start of Cell	B14	TTL	0	The Start of Cell signal is active high. It is asserted by the PHY layer when RxData contains the first valid byte of the cell. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted. ⁽¹⁾

Table C-1. RS8250 Pin Definitions (9 of 11)

ATM Physical Interface Devices—ATM PHY

	Pin Label	Signal Name	No.	Туре	I/O	Description
UTOPIA Receive (cont.)	URxCIAv	UTOPIA Receive Cell Available	C12	TTL	0	This signal indicates FIFO empty or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that in the current cycle there is no valid data for delivery to the ATM layer. For cell-level flow control in an multi-PHY environ- ment, URxCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the URxAddr lines. The polled multi-PHY device asserts URxCIAv high to indicate it has a com- plete cell available for transfer to the ATM layer, other- wise it deasserts the signal. ⁽¹⁾
Supply Voltage	PWR	Supply Voltage	C7 C10 D1 D3 D8 D10 D13 J2 J3 K11 L5 M5 M7	_	_	These pins are power supply connections.
	Analog PWR	Analog Supply Voltage	M9 N9	-	_	This pin is an analog power supply connection.

Table C-1. RS8250 Pin Definitions (10 of 11)

C.1 RS8250 Pinout and Pin Descriptions

	Pin Label	Signal Name	No.	Туре	I/O	Description	
Supply Voltage (cont.)	GND	Ground	A8 B6 C11 D4 D12 E1 E2 G1 G4 H3 J13 L1 M11 N6 N7 N10 P6		-	These pins are ground connections.	
	Analog GND	Analog Ground	L8 P9	-	-	This pin is an analog ground connection.	
	V _{GG}	Electrostatic Discharge (ESD) Supply Voltage	N11	-	-	This pin is an ESD supply connection. If using this device in a system with 5 V logic, this pin must be connected to 5 V. If using in a 3.3 V system only, leave this pin unconnected.	
1.	RS8253 defaults to UTOPIA Level 2 when reset causing the TxCIAv, RxCIAv, RxSOC, and RxPrty signals to be in high- impedance state. This may cause initialization problems for ATM layer UTOPIA Level 1 devices. Therefore, it is recommended that pulldown resistors be used for these devices.						

Table C-1. RS8250 Pin Definitions (11 of 11)

C.2 RS8250 Electrical and Mechanical Description

The section describes how the RS8250's electrical and mechanical characteristics differ from the RS8251 single device. The timing, absolute maximum ratings, and DC characteristics are the same for the single, dual and quad versions of this product.

C.2 RS8250 Electrical and Mechanical Description

C.2.1 RS8250 Mechanical Drawing

The various views of the RS8250 mechanical drawing are shown in Figure C-2 and Figure C-3





C.2 RS8250 Electrical and Mechanical Description





Appendix D: Related Standards

The following is a list of standards relevant to the RS8251/2/3/4/5.

- ATM Forum UNI Specification 94/0317:
- ATM Forum ATM User Network Interface Spec. V3.1, Sept. 1994
- ATM Forum Utopia Level 1 Specification, Ver. 2.01, af-phy-0017.000
- ATM Forum Utopia Level 2 Specification, Ver. 1.0, af-phy-0039.000
- ATM Forum ATM-PHY/95-0766R2: WIRE Specification
- Bellcore Specification T1S1/92-185
- Bellcore Spec. GR-253-CORE: Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria, Issue 1, Dec. 1994
- ITU Recommendation I.432, "B-ISDN User Network Interface Physical Interface Specification," June 1990
- ITU Recommendation G.709, "Synchronous Multiplexing Structure," 1990
- ITU Recommendation G.804, "ATM Cell Mapping into Pleisiochronous Digital Hierarchy (PDH)"
- ITU Recommendation Q.921: ISDN User-Network Interface Data Link Layer Specification, 03/93
- ANSI T1.105: Synchronous Optical Network (SONET) Basic Description Including Multiplex Structure, Rates and Formats, 1995
- ANSI T1.627-1993: Broadband ISDN ATM Layer Functionality and Specification
- I.610: B-ISDN Operation and maintenance Principles and Functions
- GR-1248: Generic Requirements for Operation of ATM Network Elements
- All of these documents can be obtained from the following companies:

Bellcore Customer Service 8 Corporate Place - Room 3C-183 Piscataway, NJ 08854-4156 1-800-521-CORE

ATM FORUM The ATM Forum 303 Vintage Park Drive Foster City, CA 94404-1138 PCI Special Interest Group P.O. Box 14070 Portland, OR 97214 1-800-433-5177 1-503-797-4207

ANSI 11 West 42nd Street New York, NY 10036 1-212-642-4900 For ITU documents: Omnicom Phillips Business Information 1201 Seven Locks Road, Suite 300 Potomac, MD 20854 1-800 OMNICOM (666-4266)

Appendix E: Register Summary

Figure E-1 is a quick reference to the RS825x's registers. It lists all of the registers and the bits that are contained in each one.





Figure E-1. Register Summary (2 of 8)



Rockwell

ATM Physical Interface Devices

-ATM

PHY

RS8250/1/2/3/4

m ப்



RS8250/1/2/3/4 ATM Physical Interface Devices—ATM PHY


-ATM

PHY

RS8250/1/2/3/4

ш പ്പ

Preliminary

N825xDSA





ц Ш

Preliminary

N825xDSA



Figure E-1. Register Summary (8 of 8)



Appendix E : Register Summary

ATM Physical Interface Devices—ATM PHY

RS8250/1/2/3/4

RS8250/1/2/3/4 ATM Physical Interface Devices—ATM PHY

Appendix E : Register Summary



Because Communication Matters"

Web: www.rss.rockwell.com

Email:

literature@rss.rockwell.com For more information:

Call 1-800-854-8099

International information: Call 1-949-221-6996

Worldwide Headquarters Rockwell Semiconductor Systems Inc. 4311 Jamboree Road, P.O. Box C Newport Beach, CA 92658-8902 Phone: (949) 221-4600 Fax: (949) 221-6375

US Northwest/Pacific Northwest Phone: (408) 249-9696 (408) 249-7113 Fax:

US Southwest/Los Angeles Phone: (805) 376-0559 Fax: (805) 376-8180

US Southwest/Orange County Phone: (949) 222-9119 Fax: (949) 222-0620

US Southwest/San Diego Phone: (619) 535-3374 Fax: (619) 452-1249

US North Central Phone: (630) 773-3454 Fax: (630) 773-3907

US South Central Phone: (972) 733-0273 Fax: (972) 407-0639 Strategic Sales - Compaq Rockwell Semiconductor Systems Phone: (281) 376-5600 (281) 376-2468 Fax:

US Northeast Phone: (978) 692-7660 Fax: (978) 692-8185

US Southeast (Norcross, GA) Phone: (770) 246-8283 Fax: (770) 246-0018

US Southeast (Raleigh, NC) Phone: (919) 786-4002 Fax: (919) 782-8727

US Florida/South America Phone: (727) 799-8406 Fax: (727) 799-8306

US Mid-Atlantic Phone: (215) 244-6784 (215) 244-9292 Fax:

Brasil Phone: (55-11) 3874 8978 (55-11) 3874 8883 Fax:

European Headquarters Rockwell Semiconductor Systems S.A.S. Les Taissounieres B1 1680 Route des Dolines BP 283 06905 Sophia Antipolis Cedex

France Phone: (33) 4 93 00 33 35 (33) 4 93 00 33 03 Fax:

Europe Central Phone: (49-89) 829 1320 Fax: (49-89) 834 2734

Europe Mediterranean Phone: (39 02) 93179911 Fax: (39 02) 93179913

Europe Mediterranean (Satellite) Rockwell Semiconductor Systems c/o Rockwell Automation S.r.l.

Belmonte de Tajo, 31 Phone: (34) 91 565 16 16 Fax: (34) 91 565 16 87 Israel Phone: (972-9) 9524 000

Fax:

(972-9) 9573 732 Europe North (44-1344) 486 444 (44-1344) 486 555 Phone: Fax:

Europe North (Satellite) Phone: (46) 8 477 4036 Fax: (46) 8 477 4037

Europe South Phone: (33-1) 49 06 39 80 Fax: (33-1) 49 06 39 90

APAC Headquarters

Rockwell International Manufacturing Pte. Ltd. 1 Kim Seng Promenade #09-01 East Tower Great World City Singapore 237994 Phone: (65) 737 7355 (65) 737 9077 Fax:

Australia Phone: (61-2) 9869 4088 Fax: (61-2) 9869 4077

China/Beijing Phone: (86-10) 6518-2545 Fax: (86-10) 6518-2536

China/Shanghai Phone: (86-21) 6361 2515 (86-21) 6361 2516 Fax:

Hong Kong Phone: (852) 2827 0181 Fax: (852) 2827 6488

Phone: (91-11) 6924 780 (91-11) 6924 712 Fax:

India

Korea Phone: (82-2) 565 2880 Fax: (82-2) 565 1440

Taiwan Headquarters

Rockwell International Taiwan Company Limited Room 2808 International Trade Building 333, Keelung Road, Section 1 Taipei, Taiwan, 10547 ROC Phone: (886-2) 2720 0282 Fax: (886-2) 2757 6760

Japan Headquarters Rockwell International

Japan Company Limited Shimomoto Building 1-46-3 Hatsudai, Shibuya-ku Tokyo, 151 Japan Phone: (81-3) 5371 1520 Fax: (81-3) 5371 1501

N825xDSA Network Access Printed in USA

Rockwell Semiconductor Systems