

# HD74LS221

• Dual Monostable Multivibrators

This multivibrator features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input. Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hysteresis) for B input allows jitter-free triggering from inputs with transition rates as slow as 1V/s, providing the circuit with excellent noise immunity of typically 1.2V. A high immunity to  $V_{CC}$  noise of typically 1.5V is also provided by internal latching circuitry. Once fired, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses may be of any duration relative to the output pulse. Output rise and fall times are TTL compatible and independent of pulse length.

Typical triggering and clearing sequence are illustrated as a part of the switching characteristics waveforms. Pulse width stability is achieved through internal compensation and is virtually independent of  $V_{CC}$  and temperature.

In most applications, pulse stability will only be limited by the accuracy of external timing components. Jitter-free operation is maintained over the full temperature and  $V_{CC}$  range for more than six decades of timing capacitance (10pF to 10 $\mu$ F) and more than one decade of timing resistance (2k $\Omega$  to 100k $\Omega$ ).


Throughout these ranges, pulse width is defined by the relationship:  $t_w(out) = C_{ext} \cdot R_{ext} \cdot 1n_0.2$ .

## FUNCTION TABLE


Clear	Inputs		Outputs	
	A	B	Q	$\bar{Q}$
L	x	x	L	H
x	H	x	L	H
x	x	L	L	H
H	L	↑	⌋	⌋
H	↓	H	⌋	⌋
↑	L	H	⌋	⌋

H; high level, L; low level, X; irrelevant.  
 ↑; Transition from low to high level.  
 ↓; Transition from high to low level.  
 ⌋; one high-level pulse.  
 ⌋; one low-level pulse.

## PIN ARRANGEMENT



## BLOCK DIAGRAM (1/2)




## RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Rate of rise or fall of input pulse	Schmitt input, B	1	—	—	V/s
	logic input, A	1	—	—	V/ $\mu$ s
Input pulse width	A or B	40	—	—	ns
	Clear	40	—	—	ns
Setup time	$t_{su}$	15	—	—	ns
External timing resistance	$R_{ext}$	1.4	—	100	k $\Omega$
External timing capacitance	$C_{ext}$	0	—	1,000	$\mu$ F
Duty cycle	$R_T = 2k\Omega$	—	—	50	%
	$R_T = 100k\Omega$	—	—	90	%




# HD74LS221


## Waveform




Trigger from B, then clear (A input is low).




Trigger from B, then clear (A input is low).




Clear overriding B, then trigger from B.



Triggering from positive transition of Clear.



Trigger from A, then clear (B input is high).



Trigger from A (B and clear inputs are high).


Note) Input pulse:  $t_{LH} \leq 15ns$ ,  $t_{HL} \leq 6ns$ ,  $PRR = 1MHz$

# PACKAGING INFORMATION

T-90-20


Factory orders for circuits described in this databook should include a three-part type number as explained in the following example.

## HD 74LS00 P




### ■ Plastic DIP


#### ● 14 Pin




#### ● 16 Pin



#### ● 20 Pin



#### ● 24 Pin




T-90-20


PACKAGING INFORMATION

■ Cerdip


● 14 Pin



● 16 Pin



● 20 Pin



● 24 Pin

