

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

DESCRIPTION

The M74LS373P is a semiconductor integrated circuit containing 8 D-type latch circuits with 3-state output and is provided with an output controlling input and an enable input common to all circuits.

FEATURES

- 3-state, high fan-out output
- Since pnp transistor input is used in output control and enable inputs, the input load factor is small
- The enable input has high noise margin (Hysteresis = 400mV typical)
- Package density is high with 8 circuits in one package
- Provided with output control and enable inputs which are common to all 8 circuits.
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer equipment.


FUNCTIONAL DESCRIPTION

Since the 8 D-type latches use pnp transistor input for the output control input \overline{OC} and enable input E, which are common to all 8 circuits, the input load factor is small. With a hysteresis of 400mV (typical) specially given to the input circuit E, noise margin is high.

When E is high, the information from the data input D appears in the output Q.


When the D signal changes, the signal that appears in Q also changes. When E changes from high to low, the status of D

PIN CONFIGURATION (TOP VIEW)



immediately before the change is latched. While E is low, the status of Q does not change even if the D is changed. When \overline{OC} is high, 1Q – 8Q are all put in the high-impedance state irrespective of other input signals. Since all outputs have high fan-out, this device is suitable for use as a buffer register, I/O port, or bi-directional bus driver. For application, see M74LS374P.

BLOCK DIAGRAM



OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

FUNCTION TABLE (Note 1)

\overline{OC}	E	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q ⁰
H	X	X	Z

Note 1: Q⁰ : level of Q before the indicated steady-state input conditions were established
 Z : high-impedance
 X : irrelevant

ABSOLUTE MAXIMUM RATINGS (T_a = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage		-0.5 ~ +7	V
V _I	Input voltage		-0.5 ~ +15	V
V _O	Output voltage	Off-state	-0.5 ~ +7	V
T _{opr}	Operating free-air ambient temperature range		-20 ~ +75	°C
T _{stg}	Storage temperature range		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
I _{OH}	High-level output current	V _{OH} ≥ 2.4V	0	-2.6	mA
I _{OL}	Low-level output current	V _{OL} ≤ 0.4V	0	12	mA
		V _{OL} ≤ 0.5V	0	24	mA

ELECTRICAL CHARACTERISTICS (T_a = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ*	Max	
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage	E			0.75	V
		D, \overline{OC}			0.8	V
V _{IC}	Input clamp voltage	V _{CC} = 4.75V, I _{IC} = -18mA			-1.5	V
V _{OH}	High-level output voltage	V _{CC} = 4.75V, V _I = 0.8V V _I = 2V, I _{OH} = -2.6mA	2.4	3.1		V
V _{OL}	Low-level output voltage	V _{CC} = 4.75V, I _{OL} = 12 mA		0.25	0.4	V
		V _I = 0.8V, V _I = 2V, I _{OL} = 24 mA		0.35	0.5	V
I _{OZH}	Off-state high-level output current	V _{CC} = 5.25V, V _I = 2V, V _O = 2.7V			20	μA
I _{OZL}	Off-state low-level output current	V _{CC} = 5.25V, V _I = 2V, V _O = 0.4V			-20	μA
I _{IH}	High-level input current	V _{CC} = 5.25V, V _I = 2.7V			20	μA
		V _{CC} = 5.25V, V _I = 10V			0.1	mA
I _{IL}	Low-level input current	V _{CC} = 5.25V, V _I = 0.4V			-0.4	mA
I _{OS}	Short-circuit output current (Note 2)	V _{CC} = 5.25V, V _O = 0V	-30		-130	mA
I _{CCZ}	Supply current, all outputs off	V _{CC} = 5.25V (Note 3)		24	40	mA


* : All typical values are at V_{CC} = 5V, T_a = 25°C.
 Note 2: All measurements should be done quickly, and not more than one output should be shorted at a time.
 3: I_{CCZ} is measured with \overline{OC} input at 4.5V.

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SWITCHING CHARACTERISTICS (V_{CC}=5V, T_a=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input 1D~8D to output 1Q~8Q	C _L =45 pF (Note 4)		9	18	ns
t _{PHL}				11	18	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input E to output 1Q~8Q			14	30	ns
t _{PHL}				13	30	ns
t _{PZH}	Output enable time to high-level	R _L =667 Ω, C _L =45 pF (Note 4)		13	28	ns
t _{PZL}	Output enable time to low-level	R _L =667 Ω, C _L =45 pF (Note 4)		14	36	ns
t _{PHZ}	Output disable time from high-level	R _L =667 Ω, C _L =5 pF (Note 4)		16	20	ns
t _{PLZ}	Output disable time from low-level	R _L =667 Ω, C _L =5 pF (Note 4)		8	25	ns

Note 4: Measure Measurement circuit




- (1) The pulse generator (PG) has the following characteristics:
PRR = 1MHz, t_r = 6ns, t_f = 6ns, t_w = 500ns, V_p = 3V_{p-p}, Z_o = 50Ω
- (2) All diodes are switching diodes (t_{rr} ≤ 4ns)
- (3) C_L includes probe and jig capacitance.

TIMING REQUIREMENTS (V_{CC}=5V, T_a=25°C unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _w (EH)	Enable input E high pulse width		15	11		ns
t _w (EL)	Enable input E low pulse width		15	10		ns
t _{SU}	Setup time 1D~8D to E		5	-2		ns
t _H	Hold time 1D~8D to E		20	7		ns

TIMING DIAGRAM (Reference level = 1.3V)




Note 5: The shaded areas indicate when the input is permitted to change for predictable output performance.

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

