

MOS INTEGRATED CIRCUIT μPD70208, 70208 (A), 70216, 70216 (A)

V40TM. V50TM 16/8, 16-BIT MICROPROCESSOR

DESCRIPTION

The μPD70208 (V40) is a 16/8-bit microprocessor of 16-bit architecture provided with an 8-bit data bus.

The μ PD70216 (V50) is a 16-bit microprocessor of 16-bit architecture provided with a 16-bit data bus.

The V40 and V50 are provided with a CPU software-compatible with the µPD70108 and 70116 (V20™ and V30™) and many peripheral LSI functions and make a contribution to developing a compact, low-cost, power-saving, and high-reliability microcontroller system.

The V40 and V50 are software-compatible with each other.

The functions are described in detail in the following User's Manuals. Be sure to read these manuals when designing your system.

- V40, V50 User's Manual-Hardware : IEM-906 (O. D. No.)
- 16-bit V series[™] User's Manual-Instruction : IEU-804 (O. D. No.)

FEATURES

- High-performance CPU (V20/V30 software compatible)
 - Minimum instruction execution time: 250 ns (8 MHz)

200 ns (10 MHz)

- · Memory addressing space: 1M bytes
- High-speed multiply/divide instructions: 2.4 to 7.0 μ s (8 MHz)

1.9 to 5.6 μs (10 MHz)

- Maskable (ICU) & non-maskable (NMI) interrupt inputs
- μPD8080AF emulation function
- Standby functions
- Standard peripheral LSI functions on chip
 - Clock generator (CG)
 - Programmable wait control unit (WCU)
 - Refresh control unit (REFU)
 - Timer/counter unit (TCU) ··· μPD71054 subset
 - Serial control unit (SCU) ··· μPD71051 subset
 - Interrupt control unit (ICU) ... μPD71059 subset
 - DMA control unit (DMAU)
- - ··· μPD71071 subset
- Operating frequency: 8, 10 MHz (with 16, 20 MHz supplied externally)
- The μ PD70208 (A) and 70216 (A) have higher reliability than the μ PD70208 and 70216.

Throughout this document, the μ PD70208 and 70216 are taken as the representative models. If you use this document as the Data Sheet of the μ PD70208 (A) and 70216 (A), take μ PD70208 and 70216 as 70208 (A) and 70216 (A).

The information in this document is subject to change without notice.

Document No. U10154EJ6V0DS00 (6th edition) Date Published September 1995 P Printed in Japan

The mark * shows the the major revised points.

© NEC Corporation 1995



ORDERING INFORMATION

(1) V40

Part Number	Package	Max. Operating Frequency (MHz)	Quality Grade
μPD70208GF-8-3B9	80-pin plastic QFP (14 × 20 mm)	8 MHz	Standard
μPD70208GF-10-3B9	80-pin plastic QFP (14 × 20 mm)	10 MHz	Standard
μPD70208L-8 ^{Note}	68-pin plastic QFJ (□ 950 mil)	8 MHz	Standard
μPD70208L-10 ^{Note}	68-pin plastic QFJ (🗎 950 mil)	10 MHz	Standard
μPD70208R-8 ^{Note}	68-pin ceramic PGA	8 MHz	Standard
μPD70208R-10 ^{Note}	68-pin ceramic PGA	10 MHz	Standard
μPD70208GF (A) -8-3B9	80-pin plastic QFP (14 × 20 mm)	8 MHz	Special
μPD70208GF (A) -10-3B9	80-pin plastic QFP (14 × 20 mm)	10 MHz	Special
μPD70208L (A) -8	68-pin plastic QFJ (□ 950 mil)	8 MHz	Special
μPD70208L (A) -10	68-pin plastic QFJ (□ 950 mil)	10 MHz	Special

Notes The 68-pin plastic QFJ and 68-pin ceramic PGA are not available for the J, N, and R masks.

Remark Plastic QFJ is a new name for PLCC.

(2) V50

Part Number	Package	Max. Operating Frequency (MHz)	Quality Grade
μPD70216GF-8-3B9	80-pin plastic QFP (14 × 20 mm)	8 MHz	Standard
μPD70216GF-10-3B9	80-pin plastic QFP (14 × 20 mm)	10 MHz	Standard
μPD70216L-8 ^{Note}	68-pin plastic QFJ (□ 950 mil)	8 MHz	Standard
μPD70216L-10 ^{Note}	68-pin plastic QFJ (□ 950 mil)	10 MHz	Standard
μPD70216R-8 ^{Note}	68-pin ceramic PGA	8 MHz	Standard
μPD70216R-10 ^{Note}	68-pin ceramic PGA	10 MHz	Standard
μPD70216GF (A) -8-3B9	80-pin plastic QFP (14 × 20 mm)	8 MHz	Special
μPD70216GF (A) -10-3B9	80-pin plastic QFP (14 × 20 mm)	10 MHz	Special
μPD70216L (A) -8	68-pin plastic QFJ (□ 950 mil)	8 MHz	Special
μPD70216L (A) -10	68-pin plastic QFJ (□ 950 mil)	10 MHz	Special

Notes The 68-pin plastic QFJ and 68-pin ceramic PGA are not available for the J, N, and R masks.


Remark Plastic QFJ is a new name for PLCC.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

PIN CONFIGURATION


(1) V40

80-PIN PLASTIC QFP (Top View)




Caution No connection should be made to the IC pin.

68-PIN PLASTIC QFJ (Top View)






68-PIN CERAMIC PGA



Pin No.	Function	Pin No.	Function	Pin No.	Function	Pin No.	Function
A2	INTP7	B9	DMARQ1	F10	AD7	K4	NMI
A 3	INTP5	B10	DMARQ0	F11	GND	K5	RESET
A4	ITNP3	B11	AD0	G1	X1	K6	RESOUT
A 5	INTP1	C1	TCTL2	G2	CLKOUT	K7	HLDRQ
A 6	DMAAK3/TxD	C2	POLL	G10	A8	K8	A19/PS3
A 7	DMAAK2	C10	AD1	G11	A9	К9	A17/PS1
8A	DMAAK1	C11	AD2	H1	BUFEN	K10	A14
A 9	DMAAK0	D1	QS1	H2	BUFR/W	K11	A15
A10	END/TC	D2	QS0	H10	A10	L2	IORD
B1	TCLK	D10	AD3	H11	A11	L3	BS0
B2	TOUT2	D11	AD4	J1	BUSLOCK	L4	BS2
вз	INTP6	E1	ASTB	J2	IOWR	L5	READY
B4	INTP4	E2	High	J10	A12	L6	V _{DD}
B 5	INTP2	E10	AD5	J11	A13	L7	HLDAK
B6	INTAK/SRDY/TOUT1	E11	AD6	K1	MWR	L8	REFRQ
В7	DMARQ3/RxD	F1	GND	K2	MRD	L9	A18/PS2
В8	DMARQ2	F2	X2	кз	BS1	L10	A16/PS0


(2) V50

80-PIN PLASTIC QFP (Top View)




Caution No connection should be made to the IC pin.

68-PIN PLASTIC QFJ (Top View)



68-PIN CERAMIC PGA



Pin No.	Function	Pin No.	Function	Pin No.	Function	Pin No.	Function
A2	INTP7	В9	DMARQ1	F10	AD7	K4	NMI
А3	INTP5	B10	DMARQ0	F11	GND	K5	RESET
A4	ITNP3	B11	AD0	G1	X1	K6	RESOUT
A 5	INTP1	C1	TCTL2	G2	CLKOUT	K7	HLDRQ
A6	DMAAK3/TxD	C2	POLL	G10	AD8	K8	A19/PS3
A7	DMAAK2	C10	AD1	G11	AD9	К9	A17/PS1
A8	DMAAK1	C11	AD2	H1	BUFEN	K10	AD14
A9	DMAAK0	D1	QS1	H2	BUFŘ/W	K11	AD15
A10	END/TC	D2	QS0	H10	A10	L2	IORD
B1	TCLK	D10	AD3	H11	A11	L3	BS0
В2	TOUT2	D11	AD4	J1	BUSLOCK	L4	BS2
В3	INTP6	E1	ASTB	J2	IOWR	L5	READY
B4	INTP4	E2	UBE	J10	AD12	L6	Voo
B 5	INTP2	E10	AD5	J11	AD13	L7	HLDAK
В6	INTAK/SRDY/TOUT1	E11	AD6	K1	MWR	L8	REFRQ
B7	DMARQ3/RxD	F1	GND	K2	MRD	L9	A18/PS2
B8	DMARQ2	F2	X2	кз	BS1	L10	A16/PS0

PIN NAMES

AD0 to AD15 : Address Bus/Data Bus

A8 to A15 : Address Bus

A16/PS0 to A19/PS3 : Address/Processor Status

REFRQ : Refresh Request
HLDRQ : Hold Request
HLDAK : Hold Acknowledge

RESOUT : Reset Output READY : Ready

NMI : Non-Maskable Interrupt Request

 MRD
 : Memory Read

 MWR
 : Memory Write

 IORD
 : I/O Read

 IOWR
 : I/O Write

 ASTB
 : Address Strobe

ASTB : Address Strobe

UBE : Upper Byte Enable

High : High Level Output

BUSLOCK : Bus Lock
POLL : Poll

BUFR/W Buffer Read/Write BUFEN **Buffer Enable** X1, X2 Crystal **CLKOUT Clock Output** BS0 to BS2 **Bus Status** QS0, QS1 **Queue Status** TOUT2 **Timer Output 2** TCTL2 **Timer Control 2 TCLK Timer Clock**

INTP1 to INTP7 : Interrupt Request from Peripherals


INTAK/SRDY/TOUT1 : Interrupt Acknowledge/Serial Ready/Timer Output 1

DMAAK3/TxD : DMA Acknowledge/Transmit Data
DMARQ3/RxD : DMA Request/Receive Data

DMAAK0 to DMAAK2 : DMA Acknowledge
DMARQ0 to DMARQ2 : DMA Request
END/TC : End/Terminal Count
VDD : Power Supply
GND : Ground

IC : Internally Connected

BLOCK DIAGRAM



CPU: Central Processing Unit
CG: Clock Generator


BIU: Bus Interface Unit
BAU: Bus Arbitration Unit
BCU: Wait Control Unit
BAU: DMAU: DMA Control Unit

10

■ 6427525 0067872 511 ■



(2) V50



CONTENTS

	1.	PIN FUNCTIONS	14
		1.1 LIST OF PIN FUNCTIONS	1
•		1.2 PROCESSING OF UNUSED PINS	10
	2.	MEMORY AND I/O CONFIGURATION	17
		2.1 MEMORY SPACE	17
		2.2 VO SPACE	19
	3.	CPU	20
	4.	CG (CLOCK GENERATOR)	22
	5.	BIU (BUS INTERFACE UNIT)	22
	6.	BAU (BUS ARBITRATION UNIT)	23
	7. \	NCU (WAIT CONTROL UNIT)	2
		7.1 FEATURES	2
		7.2 RELATION BETWEEN WCU AND READY PIN	20
	8.	REFU (REFRESH CONTROL UNIT)	27
		8.1 FEATURES	2
		8.2 REFRESH OPERATIONS	2
	9.	TCU (TIMER/COUNTER UNIT)	2
		9.1 FEATURES	2
		9.2 TCU INTERNAL BLOCK DIAGRAM	2
	10.	SCU (SERIAL CONTROL UNIT)	29
		10.1 FEATURES	29
		10.2 SCU INTERNAL BLOCK DIAGRAM	29
	11.	ICU (INTERRUPT CONTROL UNIT)	30
		11.1 FEATURES	30
		11.2 ICU INTERNAL BLOCK DIAGRAM	30
	12.	DMAU (DMA CONTROL UNIT)	31
		12.1 FEATURES	31
		12.2 DMAU INTERNAL BLOCK DIAGRAM	31
	13.	STANDBY FUNCTIONS	32
	14.	RESET OPERATION	32
	4-	INICIDITATION OFT	~

16.	ELECTRICAL SPECIFICATIONS	64
17.	PACKAGE DRAWINGS	86
18.	RCOMMENDED SOLDERING CONDITIONS	90



1. PIN FUNCTIONS

1.1 LIST OF PIN FUNCTIONS

Pin Name	Input/Output	Function
AD0 to AD15Note 1	3-state I/O	Time-division address/data bus
AD0 to AD7 ^{Note 2}	3-state I/O	Time-division address/data bus
A8 to A15 ^{Note 2}	3-state output	Address bus
A16/PS0 to A19/PS3	3-state output	Time-division address/processor status
REFRQ	Output	Refresh request
HLDRQ	Input	Bus hold request
HLDAK	Output	Bus hold acknowledge
RESET	Input	Reset
RESOUT	Output	System reset output
READY	Input	Bus cycle end
NMI	Input	Non-maskable interrupt
MRD	3-state output	Memory read strobe
MWR	3-state output	Memory read strobe
IORD	3-state output	I/O read strobe
IOWR	3-state output	I/O write strobe
ASTB	Output	Address strobe
UBENote 1	3-state output	Data bus upper byte enable
HighNote 2	3-state output	High level output
BUSLOCK	3-state output	Bus lock
POLL	Input	Floating-point operation processor polling
BUFR/W	3-state output	Buffer read/write
BUFEN	3-state output	Buffer enable
X1	Input	Crystal/external clock
X2	_	
CLKOUT	Output	Clock output
BS0 to BS2	3-state output	Bus status
QS0, QS1	Output	Queue status
TOUT2	Output	Timer 2 output
TCTL2	Input	Timer 2 control
TCLK	Input	Timer clock
INTP1 to INTP7	Input	Maskable interrupts
INTAK/SRDY/TOUT1	Output	Interrupt acknowledge/serial reception ready/timer 1 output

Notes 1. V50 only

2. V40 only



Pin Name	Input/Output	Function
DMAAK3/TxD	Output	DMA acknowledge 3/serial transmit data
DMARQ3/RxD	Input	DMA request 3/serial receive data
DMAAK0 to DMAAK2	Output	DMA acknowledge
DMARQ0 to DMARQ2	Input	DMA request
END/TC	1/0	DMA service forcible termination/DMA service completion
Voo	_	Positive power supply pin
GND	-	Ground potential pin
IC	_	Internal connection pin (External connection impossible)

★ 1.2 PROCESSING OF UNUSED PINS

Table 1-1 shows the processing (recommended connection) of the unused pins. Use of a resistor with a resistance of 1 to 10 k Ω is recommended to connect these pins to Vpp or GND via resistor.

Table 1-1. Processing of Unused Pins

Pin Name	Input/Output	Recommended Connection
AD0 to AD15 ^{Note 1}	3-state I/O	Independently connect to VDD or GND via resistor
AD0 to AD7 ^{Note 2}	3-state I/O	
A8 to A15 ^{Note 2}	3-state output	Open
A16/PS0 to A19/PS3	3-state output	
REFRQ	Output	
HLDRQ	Input	Connect to GND via resistor
HLDAK	Output	Open
RESOUT	Output	Open
READY	Input	Connect to V _{DD} via resistor
NMI	Input	Connect to GND via resistor
MRD	3-state output	Open
MWR	3-state output	
IORD	3-state output	
IOWR	3-state output	
ASTB	Output	
UBENote 1	3-state output	
High ^{Note 2}	Output	
BUSLOCK	3-state output	
POLL	Input	Connect to GND via resistor
BUFR/W	3-state output	Open
BUFEN	3-state output	
CLKOUT	Output	Open
BS0 to BS2	3-state output	
QS0, QS1	Output	
TOUT2	Output	
TCTL2	Input	Connect to GND via resistor
TCLK	Input	
INTP1 to INTP7	Input	Open
INTAK/SRDY/TOUT1	Output	
DMAAK3/TxD	Output	
DMARQ3/RxD	Input	Connect to GND via resistor
DMAAK0 to DMAAK2	Output	Open
DMARQ0 to DMARQ2	Input	Connect to GND via resistor
END/TC	1/0	Individually connect to VDD via resistor

Notes 1. V50 only

2. V40 only

16

■ 6427525 0067878 T3T 🗪



2. MEMORY AND I/O CONFIGURATION

2.1 MEMORY SPACE

The V40 and V50 can access a 1M-byte (512K-word) memory space.

Figure 2-1. Memory Map






Figure 2-2. Interface with Memory

(a) V40




(b) V50



2.2 VO SPACE

In the V40 and V50, I/Os up to 64K bytes (32K words) can be accessed in an area independent of the memory. The various on-chip peripheral LSIs are set by accessing the system I/O area. The I/O map is shown in Figure 2-3.

Figure 2-3. I/O Map




3. CPU

The CPU has the same functions as the V20 and V30. In hardware terms, there are some changes regarding the use of the bus with on-chip peripherals, but in software terms the CPU is fully compatible.


The internal block diagram of the CPU is shown in Figure 3-1.

Figure 3-1. Internal Block Diagram of CPU

(a) V40




(b) V50



4. CG (CLOCK GENERATOR)

The CG generates a clock at a frequency of 1/2 that of the crystal and oscillator connected to the X1 and X2 pins, supplies it as the CPU operating clock and outputs it externally as the CLKOUT pin output.

Figure 4-1. Internal Block Diagram of CG




5. BIU (BUS INTERFACE UNIT)

The BIU controls the data bus, address bus and control bus pins. These buses are used by the CPU, DMAU (DMA control unit) and REFU (refresh control unit).

The BIU synchronizes the RESET input signal and READY input signal using the CLOCK signal generated by the clock generator (CG). In addition to being supplied to the inside of the V40 and V50, the synchronized reset signal is also output externally from the RESOUT pin. The synchronized READY signal is supplied to the internal CPU, DMAU and REFU.

Figure 5-1. RESET and READY Signal Synchronization





6. BAU (BUS ARBITRATION UNIT)

The BAU performs bus arbitration among bus masters.

A list of bus masters (units which can acquire the bus) is shown below.

Table 6-1. Bus Masters

Bus Master	Bus Cycle
CPU	Program fetch, data read/write
DMAU	DMA cycle
REFU	Refresh cycle
External bus master (HLDRQ pin input)	Bus cycle driven by external device

The relative priorities of the bus masters are shown below.

High CPU (when BUSLOCK prefix is used)

REFU (highest priority: when given number of requests are reached)

DMAU

HLDRQ pin

CPU (normal CPU cycle)

Low REFU (lowest priority: cycle steal)

BAU bus arbitration is performed as follows.

A bus master such as the CPU, DMAU, REFU, etc., incorporated in the V40 and V50 normally release the bus at the end of the bus cycle currently being executed, as shown in Figure 6-1. However, in the case of a bus master connected to the HLDRQ pin, or cascaded external DMA controllers, for instance, the situation is as shown in Figure 6-2. The V40 and V50 request return of the bus by inactivating the acknowledge signal (HLDAK), and on receiving this request, the external bus master holding the bus should release the bus by dropping the bus hold request signal (HLDRQ). The V40 and V50-internal bus master with the highest priority is kept waiting until the bus hold request signal is dropped. This is called a bus wait operation.

Figure 6-1. Internal Bus Cycles





Figure 6-2. Bus Wait Operation



Note The period in which the external bus master which has been given the bus after its release by the V40 and V50 can use the bus.


7. WCU (WAIT CONTROL UNIT)

The WCU has the function of automatically inserting a wait state (TW) of 0 to 3 clock cycles in a CPU, DMAU or REFU bus cycle.

7.1 FEATURES

- Automatic setting of 0 to 3 waits for a CPU memory bus cycle
- 1M-byte memory space can be divided into 3
- Automatic setting of 0 to 3 waits for an external I/O cycle
- Automatic setting of 0 to 3 waits for a DMA cycle
- Automatic setting of 0 to 3 waits for a refresh cycle

Figure 7-1. Example of Memory Space Division




Remark The division specification and the size of each block are set by means of system I/O area register.

7.2 RELATION BETWEEN WCU AND READY PIN

When wait cycles exceeding 3 clock cycles are necessary, the WCU and the READY signal pin can be used in combination. The number of wait cycles specified by the WCU set value or the number of wait cycles under READY control, whichever is larger, is inserted.

Figure 7-2. WCU and READY Control





8. REFU (REFRESH CONTROL UNIT)

The REFU generates refresh cycles required for refreshing of external DRAM. Refresh enabling/disabling and the refresh interval can be set programmably.

8.1 FEATURES

- Lowest-priority refreshing/highest-priority refreshing
- 7-refresh queue
- 9-bit refresh address

8.2 REFRESH OPERATIONS

The REFU has two priorities. Normally, it has the lowest priority, and a refresh cycle cannot be started unless the bus is completely idle. However, if there are 7 or more pending refresh requests, it is given the highest priority, and it requests the bus master holding the bus to relinquish it. (See 6. BAU.)

The refresh address is output on A0 to A8. Every refresh cycle the refresh address is incremented by 1 (for the V40) or by 2 (for the V50), and the next refresh address is generated.

This refresh address is not affected by a reset. When the device is powered on, the refresh address is undefined.


9. TCU (TIMER/COUNTER UNIT)

The TCU incorporates 3 counters, and can be used as a timer, event counter, rate generator, etc. Functionally it is a subset of the μ PD71054.

9.1 FEATURES

- 3 × 16-bit counters
- Six programmable count modes
- Binary/BCD count
- · Multiple latch command
- Choice of two input clocks: internal/external

9.2 TCU INTERNAL BLOCK DIAGRAM



Notes 1. V40: A0, V50: A1

2. V40: A1, V50: A2

10. SCU (SERIAL CONTROL UNIT)

The SCU performs control of serial communication (asynchronous). Its functions are a subset of the μ PD71051 excluding synchronous communication. Also, what was the control word register in the μ PD71051 has been divided into two: a command register and a mode register.

10.1 FEATURES

Asynchronous serial communication

Clock rate: baud rate x 16, x 64

• Baud rate: DC - 38.4 kbps

Character length: 7/8 bits

• Transmit stop bits: 1/2 bits

Break transmission

Automatic break detection


• Full-duplex double-buffer system

Parity addition/checking

• Error detection: parity, overrun, framing

Interrupt generation maskable

10.2 SCU INTERNAL BLOCK DIAGRAM



Notes 1. V40 : A0, V50 : A1 2. V40 : A1, V50 : A2


11. ICU (INTERRUPT CONTROL UNIT)

The ICU arbitrates among up to 8 interrupt requests (maskable interrupts) generated inside and outside the V40 and V50, and transfers one of them to the CPU. The ICU functions comprise the functions of the V40 and V50 minus those functions not required by the V40 and V50.

11.1 FEATURES

- 8 interrupt inputs
- μPD71059 cascading possible
- Edge- or level-triggered request input (input from internally connected TCU is edge-triggered only)
- Interrupt requests individually maskable
- Programmable interrupt request priority order
- · Polling operation capability

11.2 ICU INTERNAL BLOCK DIAGRAM



Notes 1. V40 : A0, V50 : A1 2. V40 : A1, V50 : A2

30

■ 6427525 0067892 30T ■



12. DMAU (DMA CONTROL UNIT)

The DMAU has 4 DMA channels, and is a subset of the μ PD71071

12.1 FEATURES


- 20-bit address register
- 16-bit count register
- Four independent DMA channels
- Byte transfer/word transfer selectable
- Three transfer modes (settable on an individual channel basis)
 Single transfer mode, demand transfer mode, block transfer mode
- Two bus modes (common to all channels)

Bus release mode

Bus hold mode

- DMA requests maskable on an individual channel basis
- Auto initialization function
- Transfer address increment/decrement
- Two channel priority systems (fixed priority/rotating priority)
- TC output at end of transfer
- Forced termination of service by END input
- Cascading capability

12.2 DMAU INTERNAL BLOCK DIAGRAM



13. STANDBY FUNCTIONS

The V40 and V50 are provided with a standby mode in which the power dissipation is reduced when the program is not executed.

In the standby mode, supply of the clock to the CPU is stopped (clock supply to the internal peripheral circuit is not stopped). The clock is supplied to the circuit necessary for releasing the standby mode and to the bus hold control circuit.

14. RESET OPERATION

When the RESET pin is driven low and this level is held for 4 clock cycles or more from the fall of the signal, the CPU and on-chip peripheral LSIs are reset.

When the RESET pin subsequently returns to the high level, the CPU begins an instruction prefetch from address FFFF0H.

Table 14-1 shows the main statuses of the on-chip peripheral LSIs when a reset is performed.

Table 14-1. Main Statuses of On-Chip Peripheral LSIs After Reset

wcu	Memory, external I/O, DMA & refresh : 3-wait insertion Upper & lower memory blocks : set to 512 KB
REFU	Refresh cycle : set to 72 clock cycles Refresh enabling/disabling : not affected by reset
SCU	Baud rate : x 64 Character : 7 bits Parity : None Stop bits : 1 bit Break detection : None
DMAU	Demand mode Auto initialization disabled Verify transfer, byte transfer Bus release mode DMA enabled

Caution When a reset is performed, the SCU, TCU, ICU and DMAU cannot be used.



15. INSTRUCTION SET

Table 15-1. Operand Type Legend

Identifier	Description
reg	8/16-bit general register
	(destination register in an instruction using two 8/16-bit general registers)
reg'	Source register in an instruction using two 8/16-bit general registers
reg8	8-bit general register
	(destination register in an instruction using two 8-bit general registers)
reg8'	Source register in an instruction using two 8-bit general registers
reg16	16-bit general register
	(destination register in an instruction using two 16-bit general registers)
reg16'	Source register in an instruction using two 16-bit general registers
dmem	8/16-bit memory location
mem	8/16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
imm	Constant in range 0 to FFFFH
imm3	Constant in range 0 to 7
imm4	Constant in range 0 to FH
imm8	Constant in range 0 to FFH
imm16	Constant in range 0 to FFFFH
acc	Accumulator AW or AL
sreg	Segment register
src-table	Name of 256-byte conversion translation table
src-block	Name of block addressed by register IX
dst-block	Name of block addressed by register IY
near-proc	Procedure in current program segment
far-proc	Procedure in a different program segment
near-label	Label in current program segment
short-label	Label in range -128 to +127 bytes from end of instruction
far-label	Label in a different program segment
memptr16	Word containing location offset in a different program segment to which control is to be shifted and segment base address
memptr32	Doubleword containing location offset in a different program segment to which control is to be shifted and segment base address
regptr16	General register containing location offset in a different program segment to which control is to be shifted
pop-value	Number of bytes to be removed from stack (0 to 64K, normally an even number)
fp-op	Immediate value which identifies external floating-point operation coprocessor operation code
R	Register set

Table 15-2. Operation Code Legend

ldentifier	Description	
w	Byte/word specification bit (0: byte, 1: word). However, when $s = 1$, byte data of sign extension is 16-bit operand if $W = 1$.	
reg	Register field (000 to 111)	
reg'	Register field (000 to 111) (source register in instruction which uses two registers)	
mem	Memory field (000 to 111)	
mod	Mode field (00 to 10)	
s	Sign-extended specification bit (0: without sign extension, 1: with sign extension)	
X, XXX, YYY, ZZZ	XXX, YYY, ZZZ Data used to determine external floating-point coprocessor operation code	

Table 15-3. Operand Description Legend

Identifier	Description		
AW	Accumulator (16-bit)		
AH	Accumulator (high byte)		
AL	Accumulator (low byte)		
BW	Register BW (16-bit)		
CW	Register CW (16-bit)		
CL	Register CL (low byte)		
DW	Register DW (16-bit)		
BP	Base pointer (16-bit)		
SP	Stack pointer (16-bit)		
PC	Program counter (16-bit)		
PSW	Program status word (16-bit)		
IX	Index register (source) (16-bit)		
ΙΥ	Index register (destination) (16-bit)		
PS	Program segment register (16-bit)		
SS	Stack segment register (16-bit)		
DS0	Data segment 0 register (16-bit)		
DS1	Data segment 1 register (16-bit)		
AC	Auxiliary carry flag		
CY	Carry flag		
Р	Parity flag		
S	Sign flag		
Z	Zero flag		
DIR	Direction flag		
IE	Interrupt enable flag		
V	Overflow flag		
BRK	Break flag		
MD	Mode flag		
···)	Contents of memory indicated by contents of ()		
disp	Displacement (8/16-bit)		
ext-disp8	16 bits with 8-bit displacement sign-extended		
temp	Temporary register (8/16/32-bit)		
TA	Temporary register A (16-bit)		
TB	Temporary register B (16-bit)		
TC	Temporary register C (16-bit)		
tmpcy	Temporary carry flag (1-bit)		
seg	Immediate segment data (16-bit)		
offset	Immediate offset data (16-bit)		
←	Transfer direction		
+	Addition		
-	Subtraction		
×	Multiplication		
+	Division		
%	Modulo		
^	Logical product		
V	Logical sum		
¥	Exclusive logical sum		
×хН	Two-digit hexadecimal number		
xxxxH	Four-digit hexadecimal number		

Table 15-4. Flag Operation Legend

Identifier	Description	
(Blank)	No change	
0	Cleared to 0	
1	Set to 1	
×	Set or cleared depending upon result	
U	Undefined	
R	Previously saved value is restored	

Table 15-5. Memory Addressing

mod mem	00	01	10
000	BW + IX	BW + IX + disp 8	BW + IX + disp 16
001	BW + IY	BW + IY + disp 8	BW + IY + disp 16
010	BP + IX	BP + IX + disp 8	BP + IX + disp 16
011	BP + IY	BP + IY + disp 8	BP + IY + disp 16
100	IX	IX + disp 8	IX + disp 16
101	ΙΥ	IY + disp 8	IY + disp 16
110	DIRECT ADDRESS	BP + disp 8	BP + disp 16
111	BW	BW + disp 8	BW + disp 16

Table 15-6. 8/16-Bit General Register Selection

reg, reg'	W=0	W=1
000	AL	AW
001	CL	cw
010	DL	DW
011	BL	BW
100	AH	SP
101	СН	BP
110	DH	iX
111	вн	· IY

Table 15-7. Segment Register Selection

sreg	
00	DS1
01	PS
10	SS
11	DS0



The instruction set is shown in tabular form on the following pages.

Clock cycle shown in table is the time required for execution of instruction by the execution unit and is based on the following conditions.

- Prefetch time and wait time for using bus, etc. are not included.
- 0 wait is assumed for memory access. That is, the clock number of one bus cycle is four clock cycle.
- 0 wait is assumed for I/O access.
- Primitive block transfer instruction and primitive input/output instruction is included repeat prefixes.

The number of clock cycle of instruction with byte processing and word processing (with W bit) is shown as the followings.

(1) V40

On the left of "/" : The value corresponding to byte processing (W= 0) or word processing (W = 1) of even

On the right of "/": The value corresponding to word processing (W =1) of odd address

For the clock of block transfer related instruction of V40, see Table 15-8.

Table 15-8. Number of Clock Cycles in Block Transfer Related Instruction (V40)

Instruction	Number of (Clock Cycles
	Byte Processing (W = 0)	Word Processing (W = 1)
моувк	9+8×rep (9)	9+16×rep (17)
СМРВК	7+14×rep (13)	7+22×rep (21)
СМРМ	7+10×rep (7)	7+14×rep (11)
LDM	7+9×rep (7)	7+13×rep (11)
STM	5+4×rep (5)	5+8×rep (9)
INM	9+8×rep (10)	9+16×rep (18)
ОИТМ	9+8×rep (10)	9+16×rep (18)

Remark The figs. in parentheses apply to one-time processing only.

(2) V50

On the left of "/" : The value corresponding to byte processing (W= 0) or word processing (W = 1) of even

address

On the right of "/": The value corresponding to word processing (W =1) of odd address

For the clock of block transfer related instruction of V50, see Table 15-9.

Table 15-9. Number of Clock Cycles in Block Transfer Related Instruction V50 (1/2)

		Number of Cl	ock Cycles	
Instruction	Byte Processing		Word Processing (W = 1)	
	(W = 0)	Odd/Odd Address	Odd/Even Address	Even/Even Address
MOVBK	9+8×rep	9+16×rep	9+12×rep	9+8×rep
	(9)	(17)	(13)	(9)
СМРВК	7+14×rep	7+22×rep	7+18×rep	7+14×rep
	(13)	(21)	(17)	(13)
INM	9+8×rep	9+16×rep	9+12×rep	9+8×rep
	(10)	(18)	(14)	(10)
OUTM	9+8×rep	9+16×rep	9+12×rep	9+8×rep
	(10)	(18)	(14)	(10)

Remark The figs. in parentheses apply to one-time processing only.

Table 15-9. Number of Clock Cycles in Block Transfer Related Instruction (V50) (2/2)

		Number of Clock Cycles	
Instruction	Byte Processing	Word Proce	ssing (W = 1)
	(W = 0)	Odd Address	Even Address
СМРМ	7+10×rep	7+14×rep	7+10×rep
	(7)	(11)	(7)
LDM	7+9×rep	7+13×rep	7+9×rep
	(7)	(11)	(7)
STM	5+4×rep	5+8×rep	5+4×rep
	(5)	(9)	(5)

Remark The figs. in parentheses apply to one-time processing only.

	7															×					
	S															×					
Flags	٦					-										×					
"	٨٨					-	<u> </u>											-			
	AC CY	\vdash	-													×	-	-			
	_																	-	-		
Onaration	Operation	reg ← reg′	(mem) ← reg	reg ← (mem)	(mem) ← imm	reg ← imm	If W=0: AL ← (dmem) If W=1: AH ← (dmem + 1), AL ← (dmem)	If W=0: $(dmem) \leftarrow AL$ If W=1: $(dmem + 1) \leftarrow AH$, $(dmem) \leftarrow AL$	sreg ← reg16 sreg:SS, DS0, DS1	sreg ← (mem16) sreg:SS, DS0, DS1	reg16 ← sreg	(mem16) ← sreg	reg16← (mem32) DS0 ← (mem32 + 2)	$ \begin{array}{ll} \operatorname{reg16} \leftarrow (\operatorname{mem32}) \\ \operatorname{DS1} \leftarrow (\operatorname{mem32} + 2) \end{array} $	AH \leftarrow S, Z, \times , AC, \times , P, \times , CY	S, Z, ×, AC, ×, P, ×, CY← AH	reg16 ←mem16	AL← (BW + AL)	'eg ↔ reg'	(mem) ↔ reg	AW ↔ reg16
Cycles	V50	2	7/11	10/14	9/13	4	10/14	9/13	2	10/14	2	8/12	17/25	17/25	2	3 8	4	6	3	13/21 (8
Clock Cycles	V40	2	7/11	10/14	9/13	4	10/14	9/13	2	14	2.	12	25	25	2	3	4	6	ဗ	13/21	ဧ
Dutos	Dyles	2	2-4	2.4	3-6	2-3	င	8	2	2-4	2	2-4	2-4	2-4	-	1	2-4	-	2	2-4	-
n Code	76543210	11 reg reg'	mod reg mem	mod reg mem	mod 0 0 0 mem				110 sreg reg	mod 0 sreg mem	110 sreg reg	mod 0 sreg mem	mod reg mem	mod reg mem			mod reg mem		11 reg reg'	mod reg mem	
Operation Code	76543210	10001W	1000100W	10001W	1100011W	1011Wreg	1010000W	1010001W	10001110	10001110	10001100	10001100	11000101	11000100	10011111	10011110	10001101	11010111	1000011W	1000011W	10010 reg
(s)parau(s)	Operand(s)	reg, reg'	mem, reg	reg, mem	mem, imm	reg, imm	acc, dmem	dmem, acc	sreg, reg16	sreg, mem16	reg16, sreg	mem16, sreg	DS0, reg16, mem32	DS1, reg16, mem32	AH, PSW	PSW, AH	reg16, mem16	src-table	reg, reg'	mem, reg reg, mem	AW, reg16 reg16, AW
Manamonic		MOV															LDEA	TRANS	XCH		
Instruc	Group									suoi	struc	er ins	otenent e	oteQ							

Instruc-	<u> </u>	 	Operation Code	n Code		Clock Cycles	Cycles			Flags	ړ		
Group	MINEMODIC	Operand(s)	76543210	76543210	bytes .	٧40	V50	Operation	AC CY	>	S	7	
	REPC		01100101		-	8	8	While CW ≠ 0, the following byte primitive block trans-fer instruction is executed and CW is decremented (-1). If there is a pending interrupt, it is serviced. If CY ≠ 1 the loop is exited.					
səxilə.	REPNC		01100100		-	2	2	Same as above If CY ≠ 0 the loop is exited.					
ng tseqeA	REP REPE REPZ		11110011		-	2	2	While CW ≠ 0, the following byte primitive block trans-fer instruction is executed and CW is decremented (-1). If there is a pending interrupt, it is serviced. If the primitive block transfer instruction is CMPBK or CMPM and Z ≠ 1 the loop is exited.					
	REPNE		11110010		-	2	2	Same as above If Z ≠ 0 the loop is exited.			-	ļ	Т
	MOVBK	dst-block, src-block	1010010W		-	See Table 15-8	See Table 15-9	If $W = 0$: $(IY) \leftarrow (IX)$ DIR = 0 : $IX \leftarrow IX + 1$, $IY \leftarrow IY + 1$ DIR = 1 : $IX \leftarrow IX - 1$, $IY \leftarrow IY - 1$					
								If W = 1: $(IY + 1, IY) \leftarrow (IX + 1, IX)$ DIR = 0 : $IX \leftarrow IX + 2, IY \leftarrow IY + 2$ DIR = 1 : $IX \leftarrow IX - 2, IY \leftarrow IY - 2$		_			- 1
r instructions	CMPBK	src-block, dst-block	1010011W		-	See Table 15-8	See Table 15-9	If W = 0: (IX) – (IY) DIR = 0: IX ← IX + 1, IY ← IY + 1 DIR = 1: IX ← IX – 1, IY ← IY – 1 If W = 1: (IX + 1, IX) – (IY + 1, IY) DIR = 0: IX ← IX + 2, IY ← IY + 2	× ×	×	×	×	
e block transfe	СМРМ	dst-block	1010111W		-	See Table 15-8	See Table 15-9	DIR = 1: IX \leftarrow IX -2 , IY \leftarrow IY -2 If W = 0: AL $-$ (IY) DIR = 0: IY \leftarrow IY + 1; DIR = 1: IY \leftarrow IY -1 If W = 1: AW $-$ (IY + 1, IY)	×	×	×	×	Τ
vitimin 9	ГРМ	src-block	1010110W		-	See Table 15-8	See Table 15-9	If W = 0: IX ← IX + 2; UIA = 1: IX ← IX − 2 If W = 0: AL ← (IX) DIR = 0: IX ← IX + 1; DIR = 1: IX ← IX − 1 If W = 1: AW ← (IX + 1, IX) DIR = 0: IX + 2; DIR = 1: IX ← IX − 2			<u> </u>		
	MTS	dst-block	1010101W		-	See Table 15-8	See Table 15-9	If W = 0: (IY) ← AL DIR = 0: IY ← IY + 1; DIR = 1: IY ← IY − 1 If W = 1: (IY + 1, IY) ← AW DIR = 0: IY ← IY + 2; DIR = 1: IY ← IY − 2					

= 6427525 0067902 089 **=**

sb	Z S d																							
Flags	AC CY V	·																						
	ACC															_								
Onaration	Choraco	35-133 31-117/ 16-bit field ← AW		35-133 31-117/ 16-bit field ← AW		26-55/ AW ← 16-bit field		AW ← 16-bit field		9/13 ^{Mote} If W = 0: AL ← (imm8)	If $W = 1$: AH \leftarrow (imm8 + 1), AL \leftarrow (imm8)	$8/12^{\text{Mole}}$ If W = 0: AL \leftarrow (DW)	If $W = 1$: AH \leftarrow (DW + 1), AL \leftarrow (DW)		If W = 1: (imm8 + 1) \leftarrow AH, (imm8) \leftarrow AL	$8/12^{\text{Note}}$ if W = 0: (DW) \leftarrow AL	If $W = 1$: $(DW + 1) \leftarrow AH$, $(DW) \leftarrow AL$	If $W = 0$: $(IY) \leftarrow (DW)$	DIR = 0 : IY \leftarrow IY + 1; DIR = 1 : IY \leftarrow IY - 1	If $W = 1$: $(IY + 1, IY) \leftarrow (DW + 1, DW)$	DIR = 0 : IY ← IY + 2; DIR = 1 : IY ← IY - 2	If $W = 0$: $(DW) \leftarrow (IX)$	DIR = 0 : IX \leftarrow IX + 1 ; DIR = 1 : IX \leftarrow IX - 1	If W = 1: $(DW + 1, DW) \leftarrow (IX + 1, IX)$ $DIR = 0 : IX \leftarrow IX + 2 ; DIR = 1 : IX \leftarrow IX - 2$
Cycles	V50	31-117/	35-133	31-117/	35-133	26-55/	34-59	26-55/	34-59	9/13Note		8/12Note		8/12Note		3/12Note		See	<i>a</i> >	15-9		See		15-9
Clock Cycles	V40	35-133		35-133		34-59		34-59		9/13		8/12		8/12		8/12		See	4	15-8		See	a)	15-8
Bytes	200	3		4		3		4		2		-		2		-		1				1		
n Code	76543210	00110001		00111001		00110011		00111011			•					•								
Operation Code	76543210	00001111	11 reg'reg	00001111	11000 reg	00001111	11 reg'reg	00001111	11000 reg	1110010W		1110110W		1110011W		1110111W		0110110W			:	0110111W		-
Operand(s)		reg8, reg8'		reg8, imm4		reg8, reg8'		reg8, imm4		acc, imm8		acc, DW		imm8, acc		DW, acc		dst-block,	DW			DW,	src-block	-
Mnemonic		SNI				EXT				Z				OUT				MN.				OUTM		
Instruc- tion	Group			noiti	eludi	man	bleñ ructi	ji8 teni		s	noit	struc	ni t	ndin	юдг	nduj			ţn	dine	одп	dui e	itive ncti	nin9 Itani

In case of IN/OUT instruction to internal DMAU, the number of word processing clock cycles applied is always that to the right of "/". Note

Flags	CY V P S Z	× × × × ×	× × × × ×	× × × ×	× × × × ×	× × × ×	x x x x	× × × ×	× × × ×	× × ×	× × × ×	× × × ×	× × × × ×	× × × ×	× × × ×	x x x x	× × × ×	× × × × ×	× × ×	< < <	< x x x x x x x x x x x x x x x x x x x				<pre></pre>	<pre></pre>
	Operation	×	×	×	×	×	×	×	κ	×	×	+ CY	m + CY ×	×	×	×	x	×	×	- Luni	×					
		reg ← reg + reg'	(mem) ← (mem) + reg	4 reg ← reg + (mem)	reg ← reg + imm	(mem) ← (mem) + imm	If W = 0: AL ← AL + imm If W = 1: AW ← AW + imm	reg ← reg + reg'+ CY	:1 (mem) ← (mem) + reg + CY	4 reg ← reg + (mem) + CY	reg ← reg + imm + CY	$ 3 $ (mem) \leftarrow (mem) + imm + CY	If $W = 0$: $AL \leftarrow AL + imm + CY$ If $W = 1$: $AW \leftarrow AW + imm + CY$	reg ← reg – reg′	11 (mem) ← (mem) – reg	4 reg ← reg – (mem)	reg ← reg – imm	23 (mem) ← (mem) – imm	If W = 0: AL ← AL – imm	II W = I: AW ← AW − IMI		reg ← reg	reg ← reg (mem) ← (reg ← reg (mem) ← (reg ← reg	reg ← reg (mem) ← (reg ← reg reg ← reg	reg ← reg (mem) ← (mem) reg ← reg reg ← reg
Cycles	V50	2	13/21	10/14	4	15/23	4	8	13/21	10/14	4	15/23	4	Ø	13/21	10/14	4	3 15/23	4		8					
Clock	٧40	2	13/21	10/14	4	15/23	4	N	13/21	10/14	4	15/23	4	2	13/21	10/14	4	15/23	4		67	2 5	13/2.1	13/21	13/21	2 13/21 10/14 4 4 15/23
	Bytes	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3		8	2 5	2-4	2.4	2-4 2-4 3-4	2 2-4 2-4 3-6 3-6
on Code	76543210	11 reg reg	mod reg mem	mod reg mem	11000 reg	mod 0 0 0 mem		11 reg reg'	mod reg mem	mod reg mem	11010 reg	mod 0 1 0 mem		11 reg reg	mod reg mem	mod reg mem	11101 reg	mod 1 0 1 mem		11 red red'	2	B 1	mem gen bom	mod reg mem	mod reg mem mod reg mem	mod reg mem mod reg mem 11011 reg
Operatio	76543210	0000001W	W0000000	000001W	100000sW	100000sW	0000010W	0001001W	0001000W	0001001W	100000s W	100000sW	0001010W	0010101W	0010100W	0010101W	100000sW	100000sW	0010110W	0001101W		71.000	0001100W	0001100W	0001100W 0001101W 100000sW	0001100W 0001101W 100000sW 100000sW
	Operand(s)	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg'			mem, reg	mem, reg reg, mem	mem, reg reg, mem reg, imm	mem, reg reg, mem reg, imm mem, imm
Instruc-	tion Mnemonic Group	ADD						ADDC			-			SUB						SUBC						

■ 6427525 0067904 951 **■**

	Z	×	×	×					T		_		×	×	×	×	×	×
	ဟ	_	5	5					 				×	×	×	×	×	×
ရွ	۵	ס	D					_					×	×	×	×	×	×
Flags	>	Э)	_									×	×	×	×	×	×
	₹	×	×	×										_			 	
	AC CY	Э	>										×	×	×	×	×	×
Oneration	i constanto	dst BCD string ← dst BCD string + src BCD string*	dst BCD string ← dst BCD string – src BCD string*	dst BCD string – src BCD string*	۲.	ALL COMPT LOWER	ָ ר	ALL + Upper Lower	Г	ALL Dper Lower	г	ALL WDper Lower	reg8 ← reg8 + 1	(mem) ← (mem) + 1	reg16 ← reg16 + 1	reg8 ← reg8 – 1	(mem) ← (mem) – 1	reg16 ← reg16 – 1
Clock Cycles	V50	19×n + 7	19×n + 7	19×n + 7	13		25		17		53		2	13/21	2	2	13/21	2
Clock	٧40	19×n +7	19×n +7	19×n + 7	13		25		17		59		2	13/21	2	2	13/21	2
Rytes	20.62	2	2	8	ဗ		3-5		3		3-5		2	2-4	-	2	2-4	-
n Code	76543210	00100000	00100010	00100110	00101000		0010100		00101010		00101010		11000 reg	mod 0 0 0 mem		11001 reg	mod 0 0 1 mem	
Operation Code	76543210	00001111	00001111	00001111	00001111	11000 reg	00001111	тодоо пет	00001111	11000 reg	00001111	mod 0 0 0 mem	11111110	111111W	01000 reg	11111110	1111111W	01001 reg
Operand(s)					reg8		тет8		reg8		тетв		reg8	mem	reg16	reg8	mem	reg16
Mnemonic		ADD4S	SUB4S	CMP4S	ROL4				ROR4				INC			DEC		
Instruc-	Group		su	etructio	ni noi:	erat	qo Q	ВС							tkdec			

ë .

1/2 the number of BCD digits
The number of BCD digits is given by the CL register: a value between 1 and 254 can be set.

	⊢	+	<u>n</u>		Э Э))			Э Э			n n			n n			n n			<u> </u>			<u> </u>		\exists	5		_))		\Box	ກ ກ		_
	—	<u>^</u>			5			5			5			1			<u> </u>		_	5		\dashv	<u> </u>		ᅱ	<u>-</u>		_	<u> </u>		-	<u> </u>		-	5		-
Flags	-	_	> ×		×			×			ر ×			×			×		_	×		\dashv			\dashv	<u>~</u>		-	-		-	<u>-</u>		-	×		-
u.	片				×			×			÷			×			×			×			×		\dashv	<u>~</u>		\dashv	÷		\dashv	×		\dashv	×		-
	5	3	×		×			<u>*</u>			5			'n			'n			5		\dashv	<u> </u>			ŝ	-		ŝ		_	Ĵ		-	<u>_</u>		
	>	2	_		ر ا			۲			-			۲			_			ľ			_		\dashv	_			_			_			_		-
and the second	Operation		$AW \leftarrow AL \times reg8$	AH = 0: CY ← 0, V ← 0 AH ≠ 0: CY ← 1, V ← 1	AW ← AL × (mem8)	AH = 0: CY \leftarrow 0, V \leftarrow 0	AH ≠ 0: CY ← 1, V ← 1	DW, AW ← AW × reg16	$DW = 0$: $CY \leftarrow 0$, $V \leftarrow 0$	DW ≠ 0: CY ← 1, V ← 1	DW, AW ← AW × (mem16)	$DW = 0: CY \leftarrow 0, V \leftarrow 0$	DW \neq 0: CY \leftarrow 1, V \leftarrow 1	AW ←AL × reg8	AH = AL sign extension: CY \leftarrow 0, V \leftarrow 0	AH \neq AL sign extension: CY \leftarrow 1, V \leftarrow 1	AW ← AL × (mem8)	AH \approx AL sign extension: CY \leftarrow 0, V \leftarrow 0	AH \neq AL sign extension: CY \leftarrow 1, V \leftarrow 1	DW, AW ← AW × reg16	DW = AW sign extension: CY \leftarrow 0, V \leftarrow 0	DW \neq AW sign extension: CY \leftarrow 1, V \leftarrow 1	DW, AW \leftarrow AW \times (mem16)	DW = AW sign extension: CY \leftarrow 0, V \leftarrow 0	DW \neq AW sign extension: CY \leftarrow 1, V \leftarrow 1	reg16 ← reg16' × imm8	Product ≤ 16 bits : CY \leftarrow 0, V \leftarrow 0	Product > 16 bits : CY \leftarrow 1, V \leftarrow 1	reg16 \leftarrow (mem16) \times imm8	Product ≤ 16 bits : CY \leftarrow 0, V \leftarrow 0	Product > 16 bits : CY \leftarrow 1, V \leftarrow 1	reg16 ← reg16′ × imm16	Product \leq 16 bits : CY \leftarrow 0, V \leftarrow 0	Product > 16 bits : CY ← 1, V ← 1	reg16 ← (mem16) × imm16	Product \leq 16 bits : CY \leftarrow 0, V \leftarrow 0	
ycles	2.7	06/	21-22 AV		26-27 AV			29-30 D			34-35/ D	38-39		33-39 A	•		38-44 A		····································	41-47 D			46-52/ D	99-09		28-34 re			33-39/ re	37-43		36-42 re			41-47/ re	45-51	-
Clock Cycles	F	040	21-22 2		26-27			29-30			38-39	•,		33-39			38-44			41-47			20-56			28-34			37-43			36-42			45-51		
	Bytes ⊢		ď		2-4			21			2-4			7			2-4			2			2-4			3			3-5			4		-	4-6		
n Code	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	76543210	11100 reg		mod 1 0 0 mem			11100 reg)		mod 1 0 0 mem			11101 reg			mod 1 0 1 mem			1110 1 reg			mod 1 0 1 mem			11 reg reg'			mod reg mem			11 reg reg'			mod reg mem		_
Operation Code	1	76543210	11110110		11110110			11110111			11110111			11110110			11110110			11110111			11110111			01101011			01101011			01101001			01101001		
	Operand(s)		reg8		mem8			reg16	,		mem16			reg8			тет8			reg16			mem16			reg16,	(reg16',)Note	imm8	reg16,	mem16,	imm8	reg16,	(reg16',)Note	imm16	reg16,	mem16,	
Instruc-	Mnemonic	Group	MULU									. = 4		MUL							licat																_

Note The 2nd operand can be omitted, in which case the same register as the 1st operand is taken as being specified.



	7	Э		Э	Э
	S	כ	ס		ר ס
္က	۵	Э	5	5	
Flags	>	Э	Э	ס	ח
	Շ	כ	ם	ם	ם
1 1	AC CY)	>	Э	
Oneration		$temp \leftarrow AW$ If temp + reg8 ≤ FFH AH ← temp%reg8, AL ← temp + reg8 L ← temp + reg8 L ← temp + reg8 L TA ← (001H, 000H), TC ← (003H, 002H) SP ← SP - 2, (SP + 1, SP) ← PSW, IE ← 0, BRK ← 0 SP ← SP - 2, (SP + 1, SP) ← PS, PS ← TC SP ← SP - 2, (SP + 1, SP) ← PC, PC ← TA	temp ← AW If temp + (mem8) ≤ FFH AH ← temp%(mem8), AL ←temp + (mem8) If temp + (mem8) > FFH TA ← (001H, 000H), TC ← (003H, 002H) SP ← SP – 2, (SP + 1, SP) ← PSW, IE ← 0, BRK ← 0 SP ← SP – 2, (SP + 1, SP) ← PS, PS ← TC SP ← SP – 2, (SP + 1, SP) ← PS, PS ← TC	temp \leftarrow DW, AW If temp + reg16 \le FFFFH DW \leftarrow temp%reg16, AW \leftarrow temp + reg16 If temp + reg16 > FFFFH TA \leftarrow (001H, 000H), TC \leftarrow (003H, 002H) SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PSW, IE \leftarrow 0, BRK \leftarrow 0 SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TC SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA	temp ← DW, AW If temp + (mem16) ≤ FFFFH DW ← temp%(mem16), AW ← temp + (mem16) If temp + (mem16) > FFFFH TA ← (001H, 000H), TC ← (003H, 002H) SP ← SP − 2, (SP + 1, SP) ← PSW, IE ← 0, BRK ← 0 SP ← SP − 2, (SP + 1, SP) ← PS, PS ← TC SP ← SP − 2, (SP + 1, SP) ← PC, PC ← TA
Clock Cycles	V50	19	24	25	30/34
Clock	٧40	19	24	25	34
Rythe	Lytes	2	2-4	a	2-4
n Code	76543210	11110 reg	mod 1 1 0 mem	11110 reg	mod 1 1 0 mem
Operation Code	76543210	11110110	11110110	11110111	11110111
Operand(s)		гед8	тет8	reg16	mem 16
Mnemonic		ח		·	
Instruc- tion	Group		sion instructions	sivib bengisnU	

■ 6427525 0067907 660 **■**

			D	٦	
	7	ח	ח	ח	ח
	S	ח	ח	ם	ח
Flags	_	<u> </u>	ר ס	ם ס	ח
"	<u> </u>	<u> </u>	<u> </u>	5	5
ŀ	AC CY	ם ה	ם ס	ב ס	>
	ĕ	ב			
Oneration	Option	temp \leftarrow AW If temp + reg8 \leq 7FH or temp + reg8 $>$ 0 and temp + reg8 $>$ 0 \sim 7FH or temp + reg8 $>$ 0 and temp + reg8 $>$ 0 \sim 7FH \sim 7H \leftarrow 1 temp%reg8, AL \leftarrow temp + reg8 $>$ 0 and temp + reg8 $>$ 7FH or temp + reg8 $>$ 0 and temp + reg8 $>$ 0 \sim 7FH \sim 1 TA \leftarrow (001H, 000H), TC \leftarrow (003H, 002H) SP \leftarrow SP \sim 2, (SP \rightarrow 1, SP) \leftarrow PSW, IE \leftarrow 0 BRK \leftarrow 0 SP \leftarrow SP \sim 2, (SP \rightarrow 1, SP) \leftarrow PS, PS \leftarrow TC SP \leftarrow SP \sim 2, (SP \rightarrow 1, SP) \leftarrow PC, PC \leftarrow TA	temp \leftarrow AW If temp + (mem8) > 0 and temp + (mem8) \le 7FH or temp + (mem8) < 0 and temp + (mem8) > 0 – 7FH – 1 AH \leftarrow temp%(mem8), AL \leftarrow temp + (mem8) If temp + (mem8) > 0 and temp + (mem8) > 7FH or temp + (mem8) > 0 and temp + (mem8) \le 0 – 7FH – 1 TA \leftarrow (001H, 000H), TC \leftarrow (003H, 002H) SP \leftarrow SP – 2, (SP + 1, SP) \leftarrow PSW, IE \leftarrow 0. BRK \leftarrow 0 SP \leftarrow SP – 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TC SP \leftarrow SP – 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA	temp ← DW, AW If temp + reg16 > 0 and temp + reg16 ≤ 7FFFH or temp + reg16 < 0 and temp + reg16 > 0 - 7FFFH - 1 DW ← temp%reg16, AW ← temp + reg16 > 0 - 7FFFH - 1 DW ← temp%reg16, AW ← temp + reg16 If temp + reg16 > 0 and temp + reg16 > 7FFFH - 1 TA ← (001H, 000H), TC ← (003H, 002H) SP ← SP - 2, (SP + 1, SP) ← PSW, IE ← 0, BRK ← 0 SP ← SP - 2, (SP + 1, SP) ← PS, PS ← TC SP ← SP - 2, (SP + 1, SP) ← PC, PC ← TA	temp ← DW, AW If temp + (mem16) > 0 and temp + (mem16) ≤ 7FFFH or temp + (mem16) < 0 and temp + (mem16) > 0 – 7FFFH -1 DW ← temp%(mem16), AW ← temp + (mem16) If temp + (mem16) > 0 and temp + (mem16) > 7FFFH or temp + (mem16) < 0 and temp + (mem16) > 0 – 7FFFH TA ← (001H, 000H), TC ← (003H, 002H) SP ← SP – 2, (SP + 1, SP) ← PSW, IE ← 0, BRK ← 0
Cycles	V50	29-34	34-39	38-43	43-48/
Clock Cycles	٧40	29-34	34-39	38-43	47-52
0.400	Dyles	8	2-4	a	2-4
ion Code	76543210	1111 reg	mod 1 1 1 mem.	1111 reg	mod 1 1 1 mem
Operation	76543210	11110110	11110110	11110111	1110111
	Operand(s)	reg8	тетв	reg16	mem16
	мпетнопіс	NIQ			
Instruc-	Group		enoitourteni r	ioiaivib bengiß	

	Z S	ח	×	n	×	×	×			×	×	×	×	×	×			×	3
Flags	>	J.	×	ם ס	×	×	×			×	×	×	×	×	×			×	L
-		×	×	×	×	5	ם		<u> </u>	×	×	×	×	×	×		-	×	
}	AC CY	×	×	×	×	<u> </u>	_ 			×	×	×	×	×	×			×	\vdash
Oneration	Character	If AL \wedge 0FH > 9 or AC = 1: AL \leftarrow AL + 6 AH \leftarrow AH + 1, AC \leftarrow 1, CY \leftarrow AC, AL \leftarrow AL \wedge 0FH	if AL \wedge 0FH $>$ 9 or AC = 1 AL \leftarrow AL + 6, CY \leftarrow CY \vee AC , AC \leftarrow 1 if AL $>$ 9FH or CY = 1 AL \leftarrow AL + 60H, CY \leftarrow 1	If AL ∧ 0FH > 9 or AC = 1 AL ← AL' – 6, AH ← AH – 1 , AC← 1 CY ← AC, AL ← AL ∧ 0FH	If AL ∧ 0FH > 9 or AC = 1 AL ← AL −6, CY ← CY ∨ AC, AC← 1 If AL > 9FH or CY = 1 AL ← AL − 60H, CY ← 1	AH ← AL + 0AH, AL ← AL%0AH	$AL \leftarrow AH \times 0AH + AL, AH \leftarrow 0$	if AL < 80H: AH ← 0, otherwise: AH ← FFH	If AW < 8000H: DW \leftarrow 0, otherwise: DW \leftarrow FFFFH	гед – гед'	(тет) – гед	reg – (mem)	reg - imm	(mem) – imm	If W = 0: AL – imm If W = 1: AW – imm	reg ← reg	(mem) → (mem)	reg ← reg + 1	(1-1-1-1)
Cycles	V50	7	3	2	ო	15	, ,	2	4-5	2	10/14	10/14	4	12/16	4	2	13/21	2	, 10/01
Clock Cycles	V40	7	ε	7	ო	£.	7	2	4-5	2	10/14	10/14	4	12/16	4	2	13/21	2	10,00
Butes	o) (co	1		-	-	2	2	1	1	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2	;
Operation Code	76543210					00001010	00001010			11 reg reg'	med reg mem	mem ger bom	11111 reg	mem 111 bom		11010 reg	mod 0 1 0 mem	11011 reg	
Operation	76543210	00110111.	00100111	00111111	00101111	11010100	11010101	10011000	10011001	0011101W	0011100W	0011101W	100000sW	100000 W	0011110W	1111011W	1111011W	1111011W	
Onerand(s)										reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg	mem	reg	
Mnemonic		ADJBA	ADJ4A	ADJBS	ADJ4S	CVTBD	сутрв	CVTBW	CVTWL	CMP						NOT		NEG	
Instruc-	Group		snoitoursni :	inemtzuįbs	BCD	uoi	NOTS NOTS	oon oiton	stsQ iteni	SI	ction	nışsı	ıi no	shec	Coml	1	uc	mple eratic tructi	∍d

6427525 0067909 433 **8**

	7	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
	S	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
8	۵	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
Flags	>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	AC CY	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Ą	2	n	2)	n	n	n	n	U	_	n))	>	2)	<u> </u>	⊃)	n)	>	2
	Operation	reg ∧ reg'	(mem) ^ reg	reg ^ imm	(mem) ∧ imm	If W = 0: AL ∧ imm8 If W = 1: AW ∧ imm16	reg ← reg′	(mem) \leftarrow (mem) \wedge reg	reg ← reg ∧ (mem)	reg ← reg ∧ imm	$(mem) \leftarrow (mem) \land imm$	If $W = 0$: $AL \leftarrow AL \land imm8$ If $W = 1$: $AW \leftarrow AW \land imm16$	reg ← reg ∨ reg′	(mem) ← (mem) ∨ reg	reg ← reg ∨ (mem)	reg ← reg ∨ imm	$(mem) \leftarrow (mem) \lor imm$	If W = 0: AL \leftarrow AL \lor imm8 If W = 1: AW \leftarrow AW \lor imm16	reg ← reg ∀ reg'	(mem) ← (mem) → reg	reg ← reg ∀ (mem)	reg ← reg ∀ imm	(mem) ← (mem) ∀ imm	If W = 0: AL ← AL → imm8
ycles ,	V50	2 18	9/13 (n	4 re	10/14 (n	4 # #	2 re	13/21 (n	10/14 re	4 16	15/23 (r	4 #	2	13/21 (r	10/14 re	4	15/23 (r	4 = =	. 2	13/21 (r	10/14 re	4	15/23 (r	4
Clock Cycles	V40	2	9/13	4	10/14	4	81	13/21	10/14	4	15/23	4	2	13/21	10/14	4	15/23	4	2	13/21	10/14	4	15/23	4
	Hytes H	~	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3
Code	76543210	11 reg'reg	mod reg mem	11000 reg	mod 0 0 0 pom		11 reg reg	mod reg mem	mod reg mem	11100 reg	mod 1 0 0 mem		11 reg reg'	mod reg mem	mod reg mem	11001 reg	mod 0 0 1 mem		11 reg reg'	mod reg mem	mod reg mem	11110 reg	mod 110 mem	
Operation Code	76543210	1000010W	1000010W	1111011W	1111011W	1010100W	0010001W	001000W	W 1 0 0 0 1 0 0	1000000W	1000000W	W0100100	0000101W	W001000	W1010000	1000000W	1000000W	0000110W	W 1 0 0 1 1 0 0	W001100W	0011001W	100000W	1000000W	0011010W
:	Operand(s)	reg, reg'	mem, reg reg, mem	reg, imm	mem, imm	acc, imm	reg, regʻ	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm
<u> </u>	Minemonic	TEST					AND						eo eo						XOR					
Instru	tion Group									enoi	tount	eni notte	obeu	ical	Год									

■ 6427525 0067910 155 **■**

ā	Mnemonic	Onerand(s)	Operati	Operation Code	ă	Clock	Clock Cycles	nyjevany		Œ	Flags		
	I		76543210	76543210	ca) (ca)	٧40	V50	Option	Ş	ς γ	م	S	N
TEST1 re	Le	reg8, CL	0001000	11000 reg	8	က	က	reg8 bit NO.CL = $0: Z \leftarrow 1$ reg8 bit NO.CL = $1: Z \leftarrow 0$	ם	0	>	2	×
	<u> </u>	mem8, CL	0000	mod 0 0 0 mem	3-5	7	7	(mem8) bit NO.CL = 0 : Z← 1 (mem8) bit NO.CL = 1 : Z← 0	>	0	>	5	×
		reg16, CL	0001	11000 mem	င	က	က	reg16 bit NO.CL = 0 : Z ← 1 reg16 bit NO.CL = 1 : Z ← 0)	0)	5	×
		mem16, CL	0001	mem 000 bom	3-5	Ŧ	7/11	(mem16) bit NO.CL = 0 : Z← 1 (mem16) bit NO.CL = 1 : Z← 0	5	0	⊃		×
		reg8, imm3	1000	11,000 reg	4	4	4	reg8 bit NO.imm3 = $0 : Z \leftarrow 1$ reg8 bit NO.imm3 = $1 : Z \leftarrow 0$	5	0	Э	5	×
		mem8, imm3	1000	mod 0 0 0 mem	4-6	8	8	(mem8) bit NO.imm3 = 0 : Z← 1 (mem8) bit NO.imm3 = 1 : Z← 0	5	0	>	5	×
		reg16, imm4	1001	11000 reg	4	4	4	reg16 bit NO.imm4 = 0 : Z ← 1 reg16 bit NO.imm4 = 1 : Z ← 0	5	0		5	×
		mem16, imm4	1001	mod 0 0 0 mem	4-6	12	8/12	(mem16) bit NO.imm4 = 0 : Z← 1 (mem16) bit NO.imm4 = 1 : Z← 0	5	0	5	5	×
NOT1		reg8, CL	0110	11000 reg	က	4	4	reg8 bit NO.CL← reg8 bit NO.CL			<u> </u>	 	
		mem8, CL	0110	med 0 0 0 mem	3-5	10	10	(mem8) bit NO.CL← (mem8) bit NO.CL	-			-	Γ -
Ē		reg16, CL	0111	11000 reg	က	4	4	reg16 bit NO.CL← reg16 bit NO.CL	<u></u>			-	
		mem16, CL	0111	mod 0 0 0 mem	3-5	18	10/18	(mem16) bit NO.CL← (mem16) bit NO.CL	-		1	-	
<u> </u>		reg8, imm3	1110	11000 reg	4	2	2	reg8 bit NO.imm3← reg8 bit NO.imm3	-		-	-	Г
_= :		mem8, imm3	1110	mem 000pom	4-6	Ξ	=	(mem8) bit NO.imm3← (mem8) bit NO.imm3					Ι
		reg16, imm4	1111	11000 reg	4	2	2	reg16 bit NO.imm4← reg16 bit NO.imm4					
	_	mem16, imm4	1111	mod 0 0 0 mem	4-6	19	11/19	(mem16) bit NO.imm4← (mem16) bit NO.imm4					
			2nd byte*	3rd byte*	*	1st b	* 1st byte = 0FH	Æ					1

- 6427525 0067911 091 **-**

CY← CY

11110101

င်

	Z																
	s																
2	Ь																
Flags	>																
	_																
	AC CY		_											-			
rojessonO		reg8 bit NO.CL ← 0	(mem8) bit NO.CL ← 0	reg16 bit NO.CL ← 0	(mem16) bit NO.CL ← 0	reg8 bit NO.lmm3 ← 0	(mem8) bit NO.imm3 ← 0	reg16 bit NO.imm4 ← 0	(mem16) bit NO.imm4 \leftarrow 0	reg8 bit NO.CL ← 1	(mem8) bit NO.CL ← 1	reg16 bit NO.CL ← 1	(mem16) bit NO.CL ← 1	reg8 bit NO.imm3 ← 1	(mem8) bit NO.imm3 ← 1	reg16 bit NO.imm4 ← 1	(mem16) bit NO.imm4 ← 1
ycles	V50	5	11	5 "	11/19	9	12 (9	12/20	4	10 (4 1	10/18 (5	11 (5	11/19
Clock Cycles	٧40	2	-	2	19	9	12	9	20	4	10	4	18	2	11	5	6
	bytes –	е	3-5	ဇ	3-5	4	4-6	4	4-6	က	3-5	3	3-5	4	4-6	4	4-6
	76543210	11000 reg	mod 0 0 0 pom	11000 mem	mod 0 0 0 pom	11000 reg	mod 0 0 0 pom	11000 reg	mem 000pom	11000 reg	mod 0 0 0 pom	11000 reg	mod 0 0 0 pom	11000 reg	mod 0 0 0 pom	11000 reg	mod 0 0 0 mem
Operation Code	76543210	00010010	0010	0011	0011	1010	1010	1011	1011	0100	0100	0101	0101	1100	1100	1101	1101
	Operand(s)	reg8, CL 0	mem8, CL	reg16, CL	mem16, CL	reg8, imm3	mem8, imm3	reg16, imm4	mem16, imm4	reg8, CL	mem8, CL	reg16, CL	mem16, CL	reg8, imm3	mem8, imm3	reg16, imm4	mem16, imm4
ļ	Mnemonic	CLR1								SET1							
Instruc	group					;	tions	etruc'	suį u	oitslı	ndins	sm tit	8				

i	2	000	-	,	C	· .		L	
<u>.</u>	5	000	 -	,	2	0 L D	<u>}</u>	1	H
	DIR	11111100	-	8	7	2 DIR ← 0			
SET1	ζ	11111001	-	2	2	2 CY ← 1	-		
	DIR	11111101	-	2	2	2 DIR ← 1			

1st byte = 0FH

3rd byte*

2nd byte*

50

■ 6427525 0067912 T28 **■**

	Z	×	×	×	×	×	×
	တ	×	×	×	×	×	×
Flags	۵	×	×	×	×	×	×
£	>	×	×	D C	n	n	ם
	AC CY	×	×	×	×	×	×
	¥C	כ)	ם	n	n	D.
Operation		CY \leftarrow reg MSB, reg \leftarrow reg \times 2 If reg MSB \neq CY: V \leftarrow 1 If reg MSB = CY: V \leftarrow 0	CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) × 2 If (mem) MSB \neq CY: V \leftarrow 1 If (mem) MSB = CY: V \leftarrow 0	temp \leftarrow CL, while temp \neq 0 the following operation are repeated: CY \leftarrow reg MSB, reg \leftarrow reg \times 2 temp \leftarrow temp $-$ 1	temp \leftarrow CL, while temp \neq 0 the following operation are repeated: CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 temp \leftarrow temp $-$ 1	temp \leftarrow imm8, while temp \neq 0 the following operations are repeated: CY \leftarrow reg MSB, reg \leftarrow reg \times 2 temp \leftarrow temp $-$ 1	temp \leftarrow imm8, while temp \neq 0 the following operations are repeated: CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 temp \leftarrow temp $-$ 1
Clock Cycles	V50	9	13/21	7 + n	16/24 + n	n + 7	16/24 + n
Clock	۸40	9	13/21	7 + n	16/24 + n	u + 2	16/24 + n
Bytes	SO1 (a	2	2-4	2	2-4	8	3-5
ation Code	76543210	11100 reg	mod 1 0 0 mem	11100 reg	mod 1 0 0 mem	11100 reg	mod 1 0 0 mem
Operatio	76543210	1101000W	1101000W	1101001W	110101W	1100000W	1100000W
Operand(s)		reg, 1	mem, 1	reg, CL	mem, CL	reg, imm8	тет, іттв
Mnemonic		SHL					
Instruc- fion	Group			suoi	hift instruct	s	

n: Number of shifts

			I	T	Γ.,	I	
	7	×	×	×	×	×	×
ا _ ا	S	×	×	×	×	×	×
Flags	Δ.	×	×	×	× .	× D	· × >
"	AC CY V	×	×	×	×	×	×
	CC	,× n	<u>^</u>	<u> </u>		D .	
\vdash	₹						
Onaration	Character	CY ← reg LSB, reg ← reg + 2 If reg MSB ≠ bit after reg MSB : V ← 1 If reg MSB = bit after reg MSB : V ← 0	CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) + 2 If (mem) MSB \neq bit after (mem) MSB : V \leftarrow 1 If (mem) MSB = bit after (mem) MSB : V \leftarrow 0	temp \leftarrow CL, while temp \neq 0 the following operations are repeated: CY \leftarrow reg LSB, reg \leftarrow reg + 2 temp \leftarrow temp \leftarrow 1	temp \leftarrow CL, while temp \neq 0 the following operations are repeated: CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) +2 temp \leftarrow temp \leftarrow 1	temp \leftarrow imm8, while temp \neq 0 the following operations are repeated: CY \leftarrow reg LSB, reg \leftarrow reg + 2 temp \leftarrow temp $-$ 1	temp \leftarrow imm8, while temp \neq 0 the following operations are repeated: CY \leftarrow (mem) LSB,(mem) \leftarrow (mem) + 2 temp \leftarrow 1
Cycles	V50	g	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Clock Cycles	V40	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
o tri	oyies	a	2-4	C)	2-4	က	3-5
ation Code	76543210	11101 reg	mod 1 0 1 mem	11101 reg	тод 101 тет	11101 reg	mod 1 0 1 mem
Operatio	76543210	1101000W	1101000W	1101001W	1101001W	1100000W	1100000W
	Operariu(s)	reg, 1	mem, 1	reg, CL	mem, CL	reg. imm8	mem, imm8
Momonio		SHR					
Instruc-	Group			snotions	eni flid8		

n: Number of shifts

■ 6427525 0067914 8TO ■

	7	×	×	×	×	×	×
	ဟ	×	×	×	×	×	×
ရွ	۵	×	×	×	×	×	×
Flags	>	O,	0	Э	>	5	Э
	Շ	×	×	×	×	×	×
	AC CY	Э	ס	ס	ם	⊃	Э
Onaration		CY \leftarrow reg LSB, reg \leftarrow reg + 2, V \leftarrow 0 MSB of operand is unchanged.	$CY \leftarrow \text{(mem) LSB,(mem)} \leftarrow \text{(mem)} + 2, V \leftarrow 0$ MSB of operand is unchanged.	7 + n temp ← CL, while temp ≠ 0 the following operations are repeated: CY ← reg LSB, reg ← reg + 2 temp ← temp − 1, MSB of operand is unchanged.	temp \leftarrow CL, while temp \neq 0 the following operations are repeated: CY \leftarrow (mem) LSB, (mem) \leftarrow (mem) +2 temp \leftarrow 1, MSB of operand is unchanged.	temp ← imm8, while temp ≠ 0 the following operations are repeated: CY ← reg LSB, reg ← reg + 2 temp ← temp − 1, MSB of operand is unchanged.	temp ← imm8, while temp ≠ 0 the following operations are repeated: CY ← (mem) LSB,(mem) ← (mem) + 2 temp ← temp − 1, MSB of operand is unchanged.
Cycles	V50	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Clock Cycles	V40	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Bytes	2006	2	2-4	2	2-4	ო	3-5
ration Code	76543210	11111 reg	mod 1 1 1 mem	11111 reg	mod 1 1 1 mem	11111 reg	mod 1 1 1 rnern
Operation	76543210	1101000W	1101000W	1101001W	1101001W	1100000W	1100000W
Operand(s)		гед, 1	mem, 1	reg, CL	mem, CL	reg, imm8	тет, ітт8
Mnemonic		SHRA					
Instruc- tion	Group			suoitou.	itani flid2		

n: Number of shifts

6427525 OO67915 737 **III**

	Z						
	ဟ						
Flags	۵						
	>	×	×	⊃	<u> </u>	<u> </u>	n
	AC CY	×	×	×	×	×	×
	¥C						
Oneration		CY ← reg MSB, reg ← reg × 2 + CY reg MSB ≠ CY : V ← 1 reg MSB = CY : V ← 0	CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 + CY (mem) MSB \neq CY : V \leftarrow 1 (mem) MSB = CY : V \leftarrow 0	temp \leftarrow CL, while temp \neq 0 the following operations are repeated: CY \leftarrow reg MSB, reg \leftarrow reg \times 2 + CY temp \leftarrow temp $-$ 1	temp \leftarrow CL, while temp \neq 0 the following operations are repeated: CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 + CY temp \leftarrow temp \leftarrow 1	temp \leftarrow imm8, while temp \neq 0 the following operations are repeated: CY \leftarrow reg MSB, reg \leftarrow reg \times 2 + CY temp \leftarrow temp $-$ 1	temp \leftarrow imm8, while temp \neq 0 the following operations are repeated: CY \leftarrow (mem) MSB, (mem) \leftarrow (mem) \times 2 + CY temp \leftarrow temp \leftarrow temp \sim 1
Cycles	V50	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Clock Cycles	٧40	ဖ	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Byton	Salva Contract	0	2-4	8	2.4	ന	3-5
Operation Code	76543210	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem
Operatic	76543210	1101000W	1101000W	1101001W	110101W	1100000W	1100000W
Operand(e)		reg, 1	mem, 1	reg, CL	mem, CL	reg, imm8	mem, imm8
Moemonic		ROL					
Instruc-	Group			suoitou	ntani etstoR	•	

n: Number of shifts

	N					T	<u> </u>
	S					 	
g	۵	<u> </u>					
Flags	>	×	×	Э	3		5
	Շ	×	×	×	×	×	×
	AC CY				 	 	
Oneration		CY ← reg LSB, reg← reg + 2 reg MSB ← CY reg MSB ≠ bit after reg MSB: V ← 1 reg MSB = bit after reg MSB: V ← 0	$CY \leftarrow (mem) \ LSB$, $(mem) \leftarrow (mem) + 2$ $(mem) \ MSB \leftarrow CY$ $(mem) \ MSB \neq bit \ after (mem) \ MSB = bit \ after (mem) \ MSB : V \leftarrow 1 (mem) \ MSB = VV \leftarrow 0$	temp ← CL, while CL ≠ 0 the following operations are repeated: CY ← reg LSB, reg ← reg + 2 reg MSB ← CY temp ← temp − 1	temp ← CL, while CL ≠ 0 the following operations are repeated: CY ← (mem) LSB,(mem) ← (mem) + 2 (mem) MSB ← CY temp ← temp − 1	temp ← imm8, while CL ≠ 0 the following operations are repeated: CY ← reg LSB,reg ← reg + 2 reg MSB ← CY temp ← temp − 1	temp ← imm8, while CL ≠ 0 the following operations are repeated: CY ← (mem) LSB,(mem) ← (mem) + 2 (mem) MSB ← CY temp ← temp − 1
Cycles	V50	ထ	13/21	7 + n	16/24 + n Q (c + 5	16/24 ts + n C C C (r
Clock Cycles	V40	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Avtec	9	N	2-4	a	2-4	က	3-5
ation Code	76543210	11001 reg	mod 0 0 1 mem	11001 reg	mod 0 0 1 mem	11001 reg	mod D 0 1 mem
Operation	76543210	1101000W	1101000W	1101001W	1101001W	1100000W	1100000W
Operand(s)		reg, 1	mem, 1	reg. CL	mem, CL	reg, imm8	mem, imm8
 Mnemonic	_	нон					
Instruc- tion	Group			netions	ntani etatoA		

n: Number of shifts

Г	Z						
	S						
Sg	Ъ						
Flags	>	×	×	n	n	n	>
	Շ	×	×	×	×	×	×
	AC CY				_		
C. Proposition C.	Operation	$ \begin{array}{ll} tmpcy \leftarrow CY, CY \leftarrow reg MSB \\ reg \leftarrow reg \times 2 + tmpcy \\ reg MSB \neq CY : V \leftarrow 1 \\ reg MSB = CY : V \leftarrow 0 \\ \end{array} $	tmpcy \leftarrow CY, CY \leftarrow (mem) MSB (mem) \leftarrow (mem) \times 2 + tmpcy (mem) MSB \neq CY : V \leftarrow 1 (mem) MSB = CY : V \leftarrow 0	temp ← CL, while CL ≠ 0 the following operations are repeated: tmpcy← CY, CY ← reg MSB reg ← reg × 2 + tmpcy temp ← temp − 1	temp ← CL, while CL ≠ 0 the following operations are repeated: tmpcy ← CY, CY ← (mem) MSB (mem) ← (mem) × 2 + tmpcy temp ← temp − 1	temp \leftarrow imm8, while CL \neq 0 the following operations are repeated: tmpcy \leftarrow CY, CY \leftarrow reg MSB reg \leftarrow reg \times 2 + tmpcy temp \leftarrow temp \leftarrow temp $-$ 1	temp \leftarrow imm8, while CL \neq 0 the following operations are repeated: tmpcy \leftarrow CY, CY \leftarrow (mem) MSB (mem) \leftarrow (mem) \times 2 + tmpcy temp \leftarrow 1
Cycles	V50	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Clock Cycles	٧40	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
	Bytes	2	2-4	8	2-4	m	3-5-
Operation Code	76543210	11010 reg.	mod 0 1 0 mem	11010 reg	mod 0 1 0 mem	11010 reg	mod 0 1 0 mem
Operatio	76543210	1101000W	1101000W	1101001W	1101001W	1100000W	1100000W
_	Operand(s)	reg, 1	mem, 1	reg, CL	mem, CL	reg, imm8	mem, imm8
	Mnemonic	ROLC					
Instruc-	tion Group			enotious	etstoR		

n: Number of shifts

■ 6427525 0067918 446 **■**

	z s						
gg	٦						
Flags	۸	×	×	ם	ם	Э	ے ا
	AC CY	×	×	×	×	×	×
igsqcup	AC						
notazion	Character	$ \begin{array}{ll} tmpcy \leftarrow CY, CY \leftarrow reg \; LSB \\ reg \leftarrow reg + 2 \\ reg \; MSB \leftarrow tmpcy \\ reg \; MSB \neq bit \; after \; reg \; MSB : V \leftarrow 1 \\ reg \; MSB = bit \; after \; reg \; MSB : V \leftarrow 0 \\ \end{array} $	$tmpcy \leftarrow CY, CY \leftarrow (mem) LSB$ $(mem) \leftarrow (mem) + 2$ $(mem) MSB \leftarrow tmpcy$ $(mem) MSB \neq bit after (mem) MSB : V \leftarrow 1$ $(mem) MSB = bit after (mem) MSB : V \leftarrow 0$	temp ← CL, while CL ≠ 0 the following operations are repeated: tmpcy ← CY, CY ← reg LSB reg ← reg + 2 reg MSB ← tmpcy temp ← temp − 1	temp \leftarrow CL, while CL \neq 0 the following operations are repeated: tmpcy \leftarrow CY, CY \leftarrow (mem) LSB (mem) \leftarrow (mem) $+$ 2 (mem) MSB \leftarrow tmpcy temp \leftarrow temp $-$ 1	temp ←imm8, while CL ≠ 0 the following operations are repeated: tmpcy ← CY, CY ← reg LSB reg ← reg + 2 reg MSB ← tmpcy temp ← temp − 1	temp ← imm8, while CL ≠ 0 the following operations are repeated: tmpcy ← CY, CY ← (mem) LSB (mem) ← (mem) + 2 (mem) MSB ← tmpcy
Cycles	V50	9	13/21	7 + n	16/24 + n	7 + n	16/24 t
Clock Cycles	٧40	9	13/21	7 + n	16/24 + n	7 + n	16/24 + n
Buttoe	Dytes	2	2-4	α	2-4	က	ج ب
Operation Code	76543210	11011 reg	mod 0 1 1 mem	11011 reg	mod 0 1 1 mem	11011' reg	മർ 0 1 1 mem
Operati	76543210	1101000W	1101000W	110101W	110101W	1100000W	1100000W
Onerand(s)		гед, 1	тет, 1	reg, CL	mem, CL	reg, imm8	mem, imm8
Moemonic		RORC					
Instruc-	Group			enotructions	eistoA		

n: Number of shifts

Instruc-	Mnemonic	Onerand(s)	Operati	Operation Code	Bytes	Clock	Clock Cycles	Operation		Flags			
			76543210	76543210	2	٧40	V50		AC CY	<u>a</u>	တ	7	
	CALL	near-proc	11101000		ဧ	20	16/20	SP ← SP – 2, (SP + 1, SP) ← PC PC ← PC + disp					, <u>.</u>
		regptr16	1111111	11010 reg	2	18	14/18	$SP \leftarrow SP - 2$, $(SP + 1, SP) \leftarrow PC$ $PC \leftarrow regptr16$					
		memptr16	1111111	mod 0 1 0 mem	2-4	31	23/31	TA \leftarrow (memptr16) SP \leftarrow SP $-$ 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA					
		far-proc	10011010		ഗ	29	21/29	SP \leftarrow SP – 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow seg SP \leftarrow SP – 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow offset					
		memptr32	1111111	mod 0 1 1 mem	2-4	47	31/47	TA \leftarrow (memptr32),TB \leftarrow (memptr32 + 2) SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TB SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA					
·	RET		11000011		1	19	15/19	PC ← (SP + 1, SP) SP ← SP + 2					
		pop-value	11000010		3	24	20/24	PC ← (SP + 1, SP) SP ← SP + 2, SP ← SP + pop-value					1
-			11001011		-	29	21/29	PC ← (SP + 1, SP) PS ← (SP + 3, SP + 2) PS ← SP + 4					I
•		pop-value	11001010		3	32	24/32	PC ← (SP + 1, SP) PS ← (SP + 3, SP + 2) SP ← SP + 4, SP ← SP + pop-value				·	

Operand(s)	Operation	ation Code	Bytes	Clock	Clock Cycles	Operation		Flags	sb	.
7	76543210	76543210		V40	N20		AC CY	>	۵.	S
μ	1111111	mod 1 1 0 mem	2-4	23	15/23	SP ← SP – 2	_		 	_
						(SF + 1, SF) ← (mem1b)	-		+	+
<u> </u>	01010 reg		-	- 0	6/10	SP ← SP - 2				
						(SP + 1, SP) ← reg16				
P	0 0 0 sreg 1 1 0		-	10	01/9	SP ← SP – 2	-		 	
		-				(SP + 1, SP) ← sreg				
-	10011100		-	10	6/10	SP ← SP – 2	-		<u> </u>	
_						(SP + 1, SP) ← PSW	_			
	01100000		-	65	33/65	Push registers on the stack				
0	01101010		7	6	6/9	SP ← SP – 2			 	-
						(SP + 1, SP) ← imm8, sign of extension				
<u> ° </u>	01101000	,	က	10	6/10	SP ← SP – 2	-		-	
						(SP + 1, SP) ← imm16				
	10001111	mod 0 0 0 mem	2-4	24	16/24	(mem16) ← (SP + 1, SP) SP ← SP + 2				<u> </u>
0	01011 reg		-	12	8/12	reg16← (SP + 1, SP) SP ← SP + 2				
0	0 0 0 sreg 1 1 1		-	12	8/12	sreg← (SP + 1, SP) sreg : SS, DS0, DS1				
	10011101		-	12	8/12	PSW← (SP + 1, SP) SP ← SP + 2	В	Œ	æ	R
0	01100001		-	75	43/75	Pop registers from the stack				-

■ 6427525 0067921 T30 ■

												l
Instruc-	Magazia	Operand(a)	Operati	Operation Code	o do	Clock	Clock Cycles	Oneration		Flags		ļ
Group		Milelionic Operatio(s)	76543210	76543210	Dyles	٧40	V50		AC CY V P S	<u>v</u>	S	7
-t enoit		imm16, imm8	PREPARE imm16, imm8 11001000		4	Note 1	Note 2	Note 1 Note 2 Prepare New Stack Frame				
Stack Peteck Peteck Peteck	DISPOSE	,	11001001		-	10	6/10	Dispose of Stack Frame				Ш
	88	near-tabel	1110101		3	13	13	PC ← PC+ dsip			-	
su		short-label	11101011		2	12	12	PC ← PC+ ext-disp8				
oitoi		regptr16	1111111	11100 reg	2	11	11	PC ← regptr16				
unter		memptr16	1111111	mod 1 0 0 mem	5-4	23	19/23	PC ← (memptr16)				
anch ir		far-label	11101010	·	3	15	15	PS ← seg PC ← offset				
18		memptr32	11111111	mod 1 0 1 mem	2-4	34	26/34	PS ← (memptr32 + 2) PC ← (memptr32)				

Notes 1. If imm8 = 0 16

. If imm8 = 0 12/16 If imm8 \geq 1 {17 + 8 (imm8 - 1)} / {21 + 16 (imm8 - 1)}

60

■ 6427525 0067922 977 **■**

		Ope	Operation Code		Clock	Clock Cycles Note	•	:		Flags	
tion Mnemonic Group	Operand(s)	76543210	76543210	Bytes	۷40	V50	<u> </u>	Operation	AC CY	۷ >	S
BV	short-label	01110000	0	2	14/4	14/4	if V = 1	PC ← PC + ext-disp8			1
BNA	short-label	0001		2	14/4	14/4	if V = 0	PC ← PC + ext-disp8			
S =	short-label	0010	0	2	14/4	14/4	if CY = 1	PC ← PC + ext-disp8			
BNC	short-label	0 0 1 1		O	14/4	14/4	if CY = 0	PC ← PC + ext-disp8			
BE BZ	short-label	0 1 0 0		2	14/4	14/4	If Z = 1	PC ← PC + ext-disp8			
BNE	short-label	0101		8	14/4	14/4	if Z = 0	PC ← PC + ext-disp8			
BNH	short-label	0110		2	14/4	14/4	if CY V Z = 1	PC ← PC + ext-disp8	-		
H	short-label	0111		2	14/4	14/4	if CY ∨ Z = 0	PC ← PC + ext-disp8			
BN	short-label	1000		2	14/4	14/4	if S = 1	PC ← PC + ext-disp8			
ВР	short-label	1001	•	2	14/4	14/4	if S = 0	PC ← PC + ext-disp8			
BPE	short-label	1010		2	14/4	14/4	if P = 1	PC ← PC + ext-disp8			
ВРО	short-label	1011		2	14/4	14/4	if P = 0	PC ← PC + ext-disp8			
BLT	short-label	1100		2	14/4	14/4	if S ↓ V = 1	PC ← PC + ext-disp8			
BGE	short-label	1101		2	14/4	14/4	if S → V = 0	PC ← PC + ext-disp8			
BLE	short-label	1110		7	14/4	14/4	if (S ↔ V) ∨ Z = 1	PC ← PC + ext-disp8			
ват	short-label	1111		2	14/4	14/4	if $(S \vee V) \vee Z = 0$	PC ← PC + ext-disp8			
DBNZNE	short-label	11100000		2	14/5	14/5	$CW = CW - 1$ if Z = 0 and CW \neq 0	PC ← PC + ext-disp8			-
DBNZE	short-label	11100001		2	14/5	14/5	CW = CW - 1 if Z = 1 and CW ≠ 0	PC ← PC + ext-disp8			
DBNZ	short-label	11100010		2	13/5	13/5	$CW = CW - 1$ if $CW \neq 0$	PC ← PC + ext-disp8			
BCWZ	short-label	11100011		2	13/5	13/5	if CW = 0	PC ← PC + ext-disp8			-

Note Condition determination: true/false

					~		
	7				я я		
_	S				Œ		
Flags	>				R.		
-					н		
	AC CY				<u>ac</u>		
	•						
Oneration		TA \leftarrow (00DH, 00CH), TC \leftarrow (00FH, 00EH) SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PSW, IE \leftarrow 0, BRK \leftarrow 0 SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TC SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA	TA \leftarrow (4 n + 1, 4n), TC \leftarrow (4n + 3, 4n + 2) n = imm8 SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PSW, IE \leftarrow 0, BRK \leftarrow 0 SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TC SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA	If V = 1 TA \leftarrow (011H, 010H), TC \leftarrow (013H, 012H) SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PSW, IE \leftarrow 0, BRK \leftarrow 0 SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TC SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA	PC ← (SP + 1, SP), PS ← (SP + 3, SP + 2), PSW ← (SP + 5, SP + 4), SP ← SP + 6	TA \leftarrow (4 n + 1, 4n), TC \leftarrow (4n + 3, 4n + 2) n = imm8 SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PSW, MD \leftarrow 0 MD is set to write enabled SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TC SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA	If (mem32) > reg16 or (mem32 + 2) < reg16 TA ← (015H, 014H), TC ← (017H, 016H) SP ← SP – 2, (SP + 1, SP) ← PSW, IE ← 0, BRK ← 0 SP ← SP – 2, (SP + 1, SP) ← PS, PS ← TC SP ← SP – 2, (SP + 1, SP) ← PC, PC ← TA
Clock Cycles	V50	38/20	38/50	Note 2	27/39	38/50	Note 4
Clock	٧40	50	20	Note 1	39	20	Note 3
Bytoe	cy tes	-	2	+	-	ო	2-4
Operation Code	76543210					1111111	mod reg mem
Operatic	76543210	11001100	11001101	11001110	11001111	00001111	01100010
Operand(e)		8	imm8 (= 3)			imm8	reg16, mem32
Momonic		ВЯК		внку	RETI	ВЯКЕМ	CHKIND
Instruc-	Group			enotiouseni t	Interrup		

When V = 1: 52 Notes 1.

When V = 0: 3

When V = 1: 40/52

When V = 0: 3

When interrupt condition is established

: (52 to 55)/(72 to 75) : 17/25 : 72 to 75 : 25 When interrupt condition is not established

When interrupt condition is established When interrupt condition is not established

Instruc-	Momonic	Operand(e)	Operat	Operation Code	D. d.	Clock	Clock Cycles	Oneration	Flags
Group		Chara (a)	76543210	76543210	s s	٧40	V50	:	AC CY V P S Z
	HALT		11110100		-	2	2	CPU Halt	
	ТПОЫ		10011011		-	2 + 5n	2 + 5n	2 + 5n 2 + 5n Poll and wait n: Number of times POLL pin is sampled	
su	IQ		11111010		-	2	2	0 → 3I	
oitor	EI		111111011		•	2	2	IE ← 1	
ภระท	BUSLOCK		11110000		-	2	2	Bus Lock Prefix	
i lotti	FPO1	do-dj	11011XXX	11444222	7	2	2	No Operation	
noo (fp-op, mem	11011XXX	mod Y Y Y mem	2-4	14	10/14	data bus ← (mem)	
CPL	FP02	do-dj	0110011X	11444222	7	7	2	No Operation	
		fp-op, mem	0110011X	mod Y Y y mem	2-4	14	10/14	data bus ← (mem)	
	NOP		10010000		+	3	3	No Operation	

		Z	α			
		ဟ	ш			
	ags	Φ.	<u>«</u>			
		>	Œ			
		Š				
·		¥	-			
	Oneration	- Charles	PC ← (SP + 1, SP), PS ← (SP + 3, SP + 2),	PSW ← (SP + 5, SP + 4), SP ← SP + 6, MD is set to write disabled	TA \leftarrow (4n + 1, 4n), TC \leftarrow (4n + 3, 4n + 2) n = imm8 SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PSW, MD \leftarrow 1	$SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PS, PS \leftarrow TC$ $SP \leftarrow SP - 2, (SP + 1, SP) \leftarrow PC, PC \leftarrow TA$
	Sycles	V50HL	27/39		38/28	****
	Clock	V40HL	39		58	
	Bydoo		2	_	ဇ	
	on Code	76543210	111111101		11101101	
	Operation	76543210	11101101		11101101	
oS:, and SS:.	Operand(e)				imm8	
S0:, DS1:, f	Manager		RETEM		CALLN	
ă *	Instruc-	Group		08	908	
	* DS0;, DS1;, PS;, and SS:.	S0:, DS1:, PS:, and SS:. Magnetic Description Code Budge Clock Cycles	S0:, DS1:, PS:, and SS:. Clock Cycles Clock Cycles Clock Cycles Clock Cycles Adhl. V50HL V50HL	Mnemonic Operand(s) Clock Cycles Crock Cycles Cycles C	Mnemonic Operand(s) Clock Cycles Clock Cycles Clock Cycles Clock Cycles Clock Cycles Clock Cycles AC CY V P S Flags Mnemonic 7 6 5 4 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 7 6 5 4 3 2 10 AC CY V P S R R R R R R R R R R R R R R R R R R R	(i). DS1:, PS., and SS. Clock Cycles Clock Cycles Clock Cycles Clock Cycles PS + 1, SP + 1, SP, PS ← (SP + 3, SP + 2), PS + 6, MD is set to write disabled Flags Mnemonic Operand(s) 76 5 4 3 2 10 76 5 4 3 2 10 76 5 4 3 2 10 76 5 4 3 2 10 AC CY (SP + 1, SP), PS ← (SP + 3, SP + 2), PS ← (SP + 3, SP + 2), PS ← (SP + 3, SP + 4), SP ← SP + 6, MD is set to write disabled R R R R R R R R R R R R R R R R R R R

16. ELECTRICAL SPECIFICATIONS

Applied masks

The electrical characteristics shown below are applied to devices other than the old models conforming to E and P masks.

For the electrical characteristics of the E and P masks, consult NEC.

"Others" in the table below means products conforming to the masks other than E, P, M and N.

ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol	Test Conditions	Rating	Unit
Supply voltage	Voo		-0.5 to +7.0	V
Input voltage	Vı	Vpp = 5 V ±10%	-0.5 to Vpp+0.3	V
Clock input voltage	Vĸ		-0.5 to Vpp+1.0	V
Output voltage	Vo		-0.5 to Vpp+0.3	V
Operating ambient temperature	TA	M, N masks	-10 to +70	°C
		Others	-40 to +85	
Storage temperature	Tstg		-65 to +150	°C

OPERATING RANGE

Product Name	Mask	TA	V _{DD}
μPD70208, 70216-8	M, N	-10 to + 70 °C	5 V ± 10%
	Others	-40 to + 85 °C	
μPD70208, 70216-10	M, N	-10 to + 70 °C	5 V ± 5%
	Others	-40 to + 85 °C	5 V ± 10%
μPD70208, 70216 (A) -8	-	-40 to + 85 °C	5 V ± 10%
μPD70208, 70216 (A) -10	-	-40 to + 85 °C	5 V ± 10%

- Cautions 1. Do not directly connect the output pins of two or more IC products and do not directly connect the output pins to VDD or VCC and GND. However, open-drain pins or open-collector pins may be connected directly. Moreover, an external circuit whose timing is designed to avoid output collision can be connected to pins that go into a high-impedance state.
 - If even one of the above parameters exceeds the absolute maximum rating even momentarily, the
 quality of the program may be degraded. Absolute maximum ratings, therefore, are the values
 exceeding which the product may be physically damaged. Use the program keeping all the
 parameters within these rated values.

The masks and conditions shown in DC and AC Characteristics below specify the range within which the normal operation of the product is guaranteed.



DC CHARACTERISTICS

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	ViH			2.2		Vpp+0.3	v
Input voltage low	ViL			-0.5		+0.8	v
Clock input voltage high	Vкн		1	3.9	-	Voo+1.0	v
Clock input voltage low	VĸL			-0.5		0.6	
Output voltage high	Vон	loн = −400 μA	\	0.7V _{DD}		-	V
Output voltage low	Vol	loL = 2.5 mA				0.4	v
Input leak current high	Lin	VI = VDD				10	μΑ
Input leak current low	luc	Except INTP	: Vı = 0 V			-10	μΑ
INTP input current low	ILIPL	INTP input : \	√ı = 0 V			-300	μА
Output leak current high	Ігон	Vo = VDD				10	μА
Output leak current low	ILOL	Vo=0 V	-			-10	μА
Supply current	loo	During	70208, 70216-8		70	90	mA
		operation	70208, 70216-10		90	120	mA
		On standby	70208, 70216-8		10	20 -	mA
		ļ	70208, 70216-10		15	25	mA

Remark The supply voltage during operation is almost propotional to the operating clock frequency.


CAPACITANCE (TA = 25 °C, VDD = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fc = 1 MHz			15	pF
Input/output capacitance	Сю	0 V other than test pin.			15	pF

* RECOMMENDED OSCILLATION CIRCUIT

The clock input circuits (1) and (2) shown below are recommended.


(1) Oscillator connection



Cautions 1. The oscillation circuit should be as close as possible to the X1 and X2 pins.

- 2. No other signal lines should pass through the shaded area.
- 3. V40, V50 and resonator matching requires careful evaluation.
- 4. The values of oscillation circuit constants C1 and C2 vary depending on the characteristics of the oscillator used. Evaluate these constants with the oscillator actually used.

(2) External clock input



Caution The high-speed CMOS inverter should be as close as possible to the X1 and X2 pins.



AC CHARACTERISTICS

Output Pin Load Capacitance: CL = 100 pF

Parameter	S	/mbol	μPD702 μPD702		μPD702 μPD702		Unit
	<u> </u>		MIN.	MAX.	MIN.	MAX.	
External clock input cycle	10	tcvx	62	250	50	250	ns
External clock input high-level width (Vкн=3.0 V)	2	tххн	20		19		ns
External clock input low-level width (V _{KL} =1.5 V)	③	txxL	20		19		ns
External clock input rise time (1.5→3.0 V)	4	txR		10		5	ns
External clock input fall time (3.0→1.5 V)	(5)	txF		10		5	ns
Clock output cycle	6	tcyk	124	500	100	500	ns
Clock output high-level width (Voн=3.0 V)	7	tккн	0.5tcvк-7		0.5tcүк-5		ns
Clock output low-level width (VoL=1.5 V)	8	tkkl	0.5tcvк-7		0.5tcүк–5		ns
Clock output rise time (1.5→3.0 V)	9	t kn		7		5	ns
Clock output fall time (3.0→1.5 V)	100	tkF		7		5	ns
CLKOUT delay time (vs. external clock)	11	toxk		55		40	ns
Input rise time (except external clock) (0.8→2.2 V)	12	tin		20		15	ns
Input fall time (except external clock) (2.2-0.8 V)	13	tır		12		10	ns
Output rise time(except CLKOUT) (0.8→2.2 V)	14	ton		20		15	ns
Output fall time (except CLKOUT) (2.2→0.8 V)	15	tor		12		10	ns
RESET setup time (vs. CLKOUT↓)Note 1	16	tsresk	25		20		ns
RESET hold time (vs. CLKOUT↓)Note 1	17	thkres	35		25		ns
RESOUT output delay time (vs. CLKOUT↓)	18	toknes	5	60	5	50	ns
READY inactive setup time (vs. CLKOUT1)	19	tsrylk	15		15		ns
READY inactive hold time (vs. CLKOUT1)	@	тнквуц	25		20		ns
READY active setup time (vs. CLKOUT1)	21	tsayak	15		15		ns
READY active hold time (vs. CLKOUT1)	22	tнквүн	25		20	<u> </u>	ns
NMI setup time (vs. CLKOUT↑)	3	tsnmik	15		15·		ns
POLL setup time (vs. CLKOUT1)	24	tspolk	20		20		ns
Data setup time (vs. CLKOUT↓)	25	tsok	15		15		ns
Data hold time (vs. CLKOUT↓)	@	tнко	10		10		ns
CLKOUT → address delay time ^{Note 2}	27	toka	10	55	10	50	ns
CLKOUT → address hold time	8	thka	10		10		ns
CLKOUT↓ → PS delay time	9	toke	10	60	10	50	ns
CLKOUT↓ → PS float delay time	<u>3</u>	teke	10	60	10	50	ns
Address setup time (vs. ASTB↓)	100	tsast	tkkl-30	 	tkkl-20	†	ns
CLKOUT↓ → address float delay time ^{Note 3}	122	teka	thka	60	thka	50	ns
CLKOUT↓ → ASTB↑ delay time	33	toksth		45	· · · · · · · · · · · · · · · · · · ·	40	ns

Notes 1. When reset with the minimum pulse width or when guaranteeing the RESOUT output timing.

- 2. Specification to also support QS0, QS1, and BUSLOCK signals; and A16/PS0 through A19/PS3, UBE, BUFEN, BUFR/W, MRD, IORD, MWR, IOWR, and BS0 through BS2 signals in HLDRQ/HLDAK timing.
- 3. Specification to also support A16/PS0 through A19/PS3, UBE, BUFEN, BUFR/W, MRD, IORD, MWR, IOWR, BS0 through BS2 signals in HLDRQ/HLDAK timing.

■ 6427525 0067929 221 **■**



AC CHARACTERISTICS (cont'd)

Output Pin Load Capacitance: CL = 100 pF

Paramet	er	Sy	/mbol	μPD702 μPD702		μPD7020 μPD702		Unit
				MIN.	MAX.	MIN.	MAX.	
CLKOUT↑ → ASTB↓ delay tir	ne	94	TDKSTL		50		45	ns
ASTB high-level width		35	tstst	tkkl—10		. tккL—10		ns
ASTB↓ → address hold time		36	thsta	tккн—20		tккн—20		ns
CLKOUT → control 1 Note 1 de	elay time	97	tDKCT1	10	70	10	60	ns
CLKOUT → control 2Note 2 de	lay time	38	tDKCT2	10	60	10	55	ns
Address float → RD↓ delay tin	me	39	TDAFRL	0		0		ns
CLKOUT↓ → RD↓ delay time		40	tdkr.	10	75	10	65	ns
CLKOUT↓ → RD↑ delay time		4 1	tokrh	10	70	10	60	ns
RD↑ → address delay time		42	t drha	tсук-50		tcyk-40		ns
RD low-level width	_	43	tee	2tсүк-50		2tсүк-40		ns
BUFEN↑ → BUFR/W delay tir	me (read cycle)	44	tobect	tkkl-20		tkkl-20		ns
CLKOUT↓ → data output dela	y time	45	toko	10	60	10	55	ns
CLKOUT↓ → data float delay	time	46	trko	10	60	10	55	ns
WR low-level width		47	tww	2tсүк-40		2tсvк40		ns
WR↑ → BUFEN↑ or BUFR/W	↓ (write cycle)	48	towcr	tkkl-20		tкк.—20 [.]		ns
CLKOUT↑ → BS↓ delay time		49	tokel.	10	60	10	55	ns
CLKOUT↓ → BS↑ delay time		60	tоквн	10	60	10	55	ns
HLDRQ setup time (vs. CLKC	u⊤↓)	6 1	tsнак	20		15		ns
CLKOUT↓ → HLDAK delay tir	me	@	tdkha .	10	70	10	60	ns
CLKOUT↑ → DMAAK delay ti	me	63	t DKHDA	10-	60	10	55	ns
CLKOUT↓ → DMAAK delay time (cascade mode) WR low-level width DMA expansion write		64	t DKLDA	10	90	10	80	ns
		65	tww1	2tсүк-40		2tсүк40		ns
(DMA cycle) DMA normal write		66	tww2	tcyk-40		tcyk-40		ns
RD↓, WR↓ delay time (vs. DMAAK↓)		67	tddarw	tккн-30		tккн-30		ns
RD↓, WR↓ delay time (vs. DMAAK↓) DMAAK↑ delay time (vs. RD↑)		68	TORHDAH	tккL-30		tккL—30		ns
		9	towneh	5		5		ns
TC output delay time (vs. CLF	(OUT1)	60	toktol		60		55	ns
TC OFF delay time (vs. CLKC	OUT↑)	61	toktor		60		55	ns
TC low-level width		@	trcrcL	tcvĸ-15		tсук-15		ns
TC pull-up delay time (vs. CL	KOUT↑)	63	tрктсн		Note 3		Note 3	ns
END setup time (vs. CLKOUT	1)	64	tsedk	35		30		ns
END low-level width		65	tededl	100		80		ns
DMARQ setup time (vs. CLKC	OUT↑)	66	tspak	35		30		ns
INTPn low-level width		6	tipipl	100		80		ns
RxD setup time (vs. SCU inte	rnal clock↓)	68	tsax	1000		500		ns

Notes 1. MWR and IOWR signals in DMA cycle

2. $\overline{\text{MWR}}$ and $\overline{\text{IOWR}}$ signals in $\overline{\text{BUFEN}}$, $\overline{\text{BUFR/W}}$, $\overline{\text{INTAK}}$, $\overline{\text{REFRQ}}$ and CPU cycles.

3. $t_{KKH}+t_{CYK}-10$ (Reference value when a 1.1-k Ω pull-up resistor is connected.)




AC CHARACTERISTICS (cont'd)

Output Pin Load Capacitance: CL = 100 pF


Parameter RxD hold time (vs. SCU internal clock J)	Symbol		μPD70208-8 μPD70216-8		μPD70208-10 μPD70216-10		Unit
			MIN.	MAX.	MIN.	MAX.	1
	69	thex	- 1000		500		ns
CLKOUT↓ → SRDY delay time	@	toksa		150		100	ns
TOUT1↓ → TxD delay time	Ø	torx		500		200	ns
TCTL2 setup time (vs. CLKOUT↓)	@	tsgĸ	50		40		ns
TCTL2 setup time (vs. TCLK1)	133	tsgtk	50		40	 	ns
TCTL2 hold time (vs. CLKOUT↓)	139	tнка	100		80	†·	ns
TCTL2 hold time (vs. TCLK↑)	19	tнтка	50	 	40		ns
TCTL2 high-level width	166	tggH	50		40		ns
TCTL2 low-level width	Ø	tggL	50		40	 	ns
TOUT output delay time (vs. CLKOUT↓)	78	tокто		200		150	ns
TOUT output delay time (vs. TCLK↓)	199	tоткто		150		100	ns
TOUT output delay time (vs. TCTL2↓)	89	tосто		120		90	ns
TCLK rise time	(9)	tткв		25	**	25	ns
TCLK fall time	89	t TKF		25		25	ns
TCLK high-level width	83	tткткн	50		45	1.	ns
TCLK low-level width	(4)	тктк∟	50		45		ns
TCLK cycle	85	tcytk	124	DC	100	DC	ns
Access interval ^{Note 1}	66	tai	2tcvk-50		2tcvĸ-40		ns
REFRQ↑ delay time (vs. MRD↑)Note 2	<u> </u>	torghrh	tкк.—30		tкк30	 	ns
RESET pulse widthNote 3	88	twaesl	4tcvk	<u> </u>	41сук		ns

- Notes 1. Specification to guarantee read/write recovery time for I/O device.
 - 2. Specification to guarantee that $\overline{REFRQ}\uparrow$ is always later than $\overline{MRD}\uparrow$.
 - 3. The oscillation stabilization time must be added on the power-ON reset when the oscillator is connected to the X1, X2 pins, and the internal clock generator is used. Because the oscillation stabilization time varies depending on the characteristics of the oscillator and oscillation circuit used, evaluate the oscillation stabilization time with the oscillator and oscillation circuit actually used.


AC Test Input Waveform (Except X1 and X2)



AC Test Output Test Points




Load Conditions




Caution If the load capacitance exceeds 100 pF due to the configuration of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.




Clock Timing




Reset Timing



Ready Timing (1)




Ready Timing (2)



Note Variation range

■ 6427525 0067933 752 **■**


Read Timing



Note High-level signal is output in case of internal access.

Remark A dashed line indicates high impedance.

Write Timing




Note High-level signal is output in case of internal access.

Remark A dashed line indicates high impedance.

73


Status Timing



Notes 1. MRD, IORD, MWR, IOWR (all output)


2. High-level signal is output in case of internal access.

Interrupt Acknowledge Timing (V40)



- Notes 1. Slave address in case of interrupt from external μ PD71059. Invalid data in case of interrupt from internal ICU.
 - 2. Data read as vector address in case of interrupt from external μ PD71059. High impedance in case of interrupt from internal ICU.
 - 3. Low-level output in case of interrupt from external μ PD71059. High-level output in case of interrupt from internal ICU.


Interrupt Acknowledge Timing (V50)



- Notes 1. Slave address in case of interrupt from external μ PD71059. Invalid data in case of interrupt from internal ICU.
 - 2. Data read as vector address in case of interrupt from external μ PD71059. High impedance in case of interrupt from internal ICU.
 - 3. Low-level output in case of interrupt from external μ PD71059. High-level output in case of interrupt from internal ICU.




HLDRQ/HLDAK Timing (1)



Note A16/PS0 to A19/PS3, UBE, BUFEN, BUFR/W, MRD, IORD, MWR, IOWR (all output): V40, V50 A8-A15 (output), AD0-AD7 (input/output): V40 AD0-AD15 (input/output) V50

Remark A dashed line indicates high impedance.

HLDRQ/HLDAK Timing (2)




Note A16/PS0 to A19/PS3, UBE, BUFEN, BUFR/W, MRD, IORD, MWR, IOWR (all output): V40, V50 A8-A15 (output), V40 AD0-AD7 (input/output): V40 AD0-AD15 (input/output) V50


Remark A dashed line indicates high impedance.

77


POLL, NMI Input Timing




BUSLOCK Output Timing




Access Interval





Remark A dashed line indicates high impedance.

Refresh Timing (V50)




Remark A dashed line indicates high impedance.

80


■ 6427525 0067942 765 **■**

TCU Timing (1)



Note Applies to TOUT2 output.


TCU Timing (2)




Note Applies to TOUT2 output.


■ 6427525 0067943 6T1 **■**

SCU Timing







DMAU Timing (1)



Note Low-level signal is output in extended wrote mode.


DMAU Timing (2)






DMAU Timing (3) (Cascade Mode)

In Normal Operation:



Note A16/PS0-A19/PS3, BUFEN, BUFR/W, MRD, IORD, MWR, IOWR, BUSLOCK (All of these are outputs.) :V40, V50
A8-A15 (Output), AD0-AD7 (Input/Output): V40 AD0-AD15 (Input/Output): V50

When Refresh Cycle is Inserted:




ICU Timing



17. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14×20)




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

		P80GF-80-3B9-2
ITEM	MILLIMETERS	INCHES
Α	23.6±0.4	0.929±0.016
В	20.0±0.2	0.795 ^{+0.009} _{-0.008}
С	14.0±0.2	0.551+0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
н	0.35±0.10	0.014+0.004
1	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
К	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031+0.009
М	0.15+0.10	$0.006^{+0.004}_{-0.003}$
N	0.15	0.006
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

68 PIN PLASTIC QFJ (□950 mil)





NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
н	2.8±0.2	0.110+0.009
1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	0.20+0.10	0.008+0.004

68PIN CERAMIC PGA







NOTE

Each lead centerline is located within $\phi 0.5$ mm ($\phi 0.020$ inch) of its true position (T.P.) at maximum material condition.

X68RH-100A1

ITEM	MILLIMETERS	INCHES
Α	27:94 ^{±0.4}	1.100-8.818
D	27.94 ^{±0.4}	1.100-0.016
E	1.25	0.049
F	2.54 (T.P.)	0.100 (T.P.)
G	2.8 ^{±0.3}	0.110 - 8:817
Н	0.5 MIN.	0.019 MIN.
1	3.25	0.128
J	5.08 MAX.	0.200 MAX.
К	φ1.2 ^{±0.2}	φ0.047 ^{+0.008}
L	φ0.46 ^{±0.05}	φ0.018 ^{+0.002}
М	0.5	0.020



18. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below.

For the details of recommended soldering conditions for the surface mounting type, refer to the information document Semiconductor Device Mounting Technology Manual (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 18-1. Surface Mount Type Soldering Conditions

(1) μ PD70208GF-x-3B9 : 80-pin plastic QFP μ PD70216GF-x-3B9 : 80-pin plastic QFP

(a) H mask

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 230 °C, Time: 30 sec. max. (210 °C min.), Number of times: 1, Number of daysNote: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	IR30-107-1
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (200 °C min.), Number of times: 1, Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	VP15-107-1
Wave soldering	Solder bath temperature: 260 °C max. Time: 10 sec. max., Number of times: 1, Preheating temperature: 120 °C max. (Package surface temperature), Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours).	WS60-107-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	

(b) N mask

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 230 °C, Time: 30 sec. max. (210 °C min.), Number of times: 1, Number of days Note: 2 days (after this, prebaking is necessary at 125 °C for 16 hours)	IR30-162-1
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (200 °C min.), Number of times: 1, Number of days Note: 2 days (after this, prebaking is necessary at 125 °C for 16 hours)	VP15-162-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	

(c) E, P, M masks

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	_

Note This means the number of days after unpacking the dry pack. Storage conditions are 25 °C and 65% RH max.

Caution Do not use one soldering method in combination with another. (However, pin part heating can be performed with other soldering methods.)

89

(d) J mask

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 sec. max. (210 °C min.), Number of times: 2 max., Number of daysNote: 7 days (after this, prebaking is necessary at 125 °C for 20 hours). < Precautions > (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	IR35-207-2
VPS	Package peak temperature: 215 °C, Time: 40 sec. (200 °C min.) Number of times: 2 max., Number of daysNote: 7 days (after this prebaking is necessary at 125 °C for 20 hours). < Precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	VP15-207-2
Wave soldering	Solder bath temperature: 260 °C max., Time: 10 sec. max., Number of times: 1, Preheating temperature: 120 °C max. (Package surface temperature), Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 20 hours).	WS60-207-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	

(e) R mask

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
infrared reflow	Package peak temperature: 235 °C, Time: 30 sec. max. (210 °C min.), Number of times: 2 max. < Precautions > (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	IR35-00-2
VPS	Package peak temperature: 215 °C, Time: 40 sec. (200 °C min.) Number of times: 2 max. < Precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	VP15-00-2
Wave soldering	Solder bath temperature: 260 °C max., Time: 10 sec. max., Number of times: 1, Preheating temperature: 120 °C max. (Package surface temperature)	WS60-00-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	_

Note This means the number of days after unpacking the dry pack. Storage conditions are 25 °C and 65% RH max.

Caution Do not use one soldering method in combination with another. (However, pin part heating can be performed with other soldering methods.)



(2) μ PD70208GF (A) -x-3B9 : 80-pin plastic QFP μ PD70216GF (A) -x-3B9 : 80-pin plastic QFP

(a) H mask

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 230 °C, Time: 30 sec. max. (210 °C min.), Number of timers: 1, Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	IR30-107-1
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (200 °C min.), Number of times: 1, Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	VP15-107-1
Wave soldering	Solder bath temperature: 260 °C max. Time: 10 sec. max., Number of times: 1, Preheating temperature: 120 °C max. (Package surface temperature), Number of daysNote: 7 days (after this, prebaking is necessary at 125 °C for 10 hours).	WS60-107-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	_

(b) R mask

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 sec. max. (210 °C min.), Number of times: 2 max. < Precautions > (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	IR35-00-2
VPS	Package peak temperature: 215 °C, Time: 40 sec. (200 °C min.), Number of times: 2 max. < Precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	VP15-00-2
Wave soldering.	Solder bath temperature: 260 °C max., Time: 10 sec. max., Number of times: 1, Preheating temperature: 120 °C max. (Package surface temperature).	WS60-00-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	

Note This means the number of days after unpacking the dry pack. Storage conditions are 25 °C and 65% RH max.

Caution Do not use one soldering method in combination with another. (However, pin part heating can be performed with other soldering methods.)



(3) μ PD70208L- \times : 68-pin plastic QFJ μ PD70216L- \times : 68-pin plastic QFJ

(a) H mask

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 230 °C, Time: 30 sec. max. (210 °C min.), Number of times: 1, Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	IR30-107-1
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (200 °C min.), Number of times: 1, Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	VP15-107-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	_

(b) E, P, M masks

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (200 °C min.), Number of times: 1	VP15-00-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	-

(4) μ PD70208L (A) -x : 68-pin plastic QFJ μ PD70216L (A) -x : 68-pin plastic QFJ

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 230 °C, Time: 30 sec. max. (210 °C min.), Number of times: 1, Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	IR30-107-1
V.PS	Package peak temperature: 215 °C, Time: 40 sec. max. (200 °C min.), Number of times: 1, Number of days Note: 7 days (after this, prebaking is necessary at 125 °C for 10 hours)	VP15-107-1
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per device side)	_

Note This means the number of days after unpacking the dry pack. Storage conditions are 25 °C and 65% RH max.

Caution Do not use one soldering method in combination with another. (However, pin part heating can be performed with other soldering methods.)



Table 18-2. Through-Hole Type Soldering Conditions

 $\mu {\rm PD70208R-} \times$: 68-pin ceramic PGA $\mu {\rm PD70216R-} \times$: 68-pin ceramic PGA

Soldering Method	Soldering Conditions
Wave soldering (Pins only)	Solder bath temperature: 260 °C max., Time: 10 sec. max.
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (per pin)

Caution The wave soldering must be performed at the lead part only. Note that the solder must not be directly contacted to the package body.

93



[MEMO]



NOTES FOR CMOS DEVICES-

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.