Dual Channel, High Speed, Power MOSFET w/Isolated Drains

Features

- Separate drain connections
- 3V and 5V Input compatible
- · Clocking speeds up to 10 MHz
- 20 ns Switching/delay time
- 2A Peak drive
- Low output impedance
- Low quiescent current
- Wide operating voltage

Applications

- Asymetrical switching
- Cascoded switching
- Resonant charging
- Floating load circuits
- Bridge circuits

Ordering Information

 Part No.
 Temp. Range
 Pkg.
 Outline #

 EL7262CN
 -40°C to +85°C 8-Pin P-DIP
 MDP0031

 EL7262CS
 -40°C to +85°C 8-Pin SO
 MDP0027


EL7272CN -40°C to +85°C 8-Pin P-DIP MDP0031

EL7272CS - 40°C to + 85°C 8-Pin SO MDP0027


General Description

The EL7262C/EL7272C, dual channel, power MOSFET drivers achieve the same excellent switching performance of the EL7202 family, with the added flexibility derived through the isolated drain architecture. The outputs can be configured in numerous ways, depending upon the application. The EL7262C and EL7272C are available in 8-pin P-DIP and 8-lead SO packages.

Connection Diagrams



7262



7262-2

January 1996 Rev. B

Manufactured under U.S. Patent Nos. 5,334,883, #5,341,047

Dual Channel, High Speed, Power MOSFET w/Isolated Drains

Absolute Maximum Ratings

Supply (V + to Gnd) Operating Junction Temperature Input Pins

-0.3V to +0.3V above V+ Power Dissipation

Combined Peak Output Current SOIC

Storage Temperature Range -65°C to +150°C Ambient Operating Temperature

-40°C to +85°C

125°C

570 mW 1050 mW

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore $T_J = T_C = T_A$.

PDIP

Test Level Test Procedure

100% production tested and QA sample tested per QA test plan QCX0002.

П 100% production tested at $T_A=25^{\circ}\mathrm{C}$ and QA sample tested at $T_A=25^{\circ}\mathrm{C}$,

TMAX and TMIN per QA test plan QCX0002. ш

QA sample tested per QA test plan QCX0002. ΙV

Parameter is guaranteed (but not tested) by Design and Characterization Data.

Parameter is typical value at $T_A = 25^{\circ}$ C for information purposes only.

DC Electrical Characteristics $T_A = 25^{\circ}C$, V = 15V unless otherwise specified


Parameter	Description	Description Test Conditions		Тур	Max	Test Level	Units
Input			-	<u> </u>	L		
V _{IH}	Logic "1" Input Voltage		2.4		,,,	ı	v
I _{IH}	Logic "1" Input Current	@V+		0.1	10	ī	μΑ
v_{il}	Logic "0" Input Voltage		-		0.8	1	v
I _{IL}	Logic "0" Input Current	@0V		0.1	10	1	μА
v_{HVS}	Input Hysteresis			0.3		v	v
Output			·				
R _{OH}	Pull-Up Resistance	$I_{OUT} = -100 \text{ mA}$		3	6	1	Ω
R _{OL}	Pull-Down Resistance	$I_{OUT} = +100 \text{ mA}$		4	6	1	Ω
I _{OFF}	Output Leakage	$V_{OUT} = V + V_{OUT} = 0V$		0.2	10	1	μΑ
I _{PK}	Peak Output Current	Source Sink		2 2		IV	A
I _{DC}	Continuous Output Current	Source/Sink	100			1	mA
Power Supply		·		<u> </u>			=
I _S	Power Supply Current	Inputs EL7262 High EL7272		1 4.5	2.5 7.5	1	mA
V _S	Operating Voltage		4.5		16	1	v

Dual Channel, High Speed, Power MOSFET w/Isolated Drains


AC Electrical Characteristics TA = 25°C, V = 15V unless otherwise specified

Parameter	Description	Test Conditions	Min	Тур	Max	Test Level	Units
witching Chara	cteristics						
t _R	Rise Time	$C_L = 500 \text{ pF}$ $C_L = 1000 \text{ pF}$		7.5 10	20	IV	ns
t _F	Fall Time	$C_L = 500 \text{ pF}$ $C_L = 1000 \text{ pF}$		10 13	20	IV	ns
t _{D-ON}	Turn-On Delay Time	See Timing Table		18	25	IV	ns
t _{D-OFF}	Turn-Off Delay Time	See Timing Table		20	25	IV	ns

Standard Test Configuration



7262-4




7262-5


3129557 0005208 816 📟

Dual Channel, High Speed, Power MOSFET w/Isolated Drains


Typical Performance Curve









7262-6




7060 7



7262



Input Level	Curve
GND	С
GND, V+	D
V+	E
GND	Α
GND, V+	В
V+	С
	GND GND, V+ V+ GND GND, V+




7262~10


3129557 0005209 752 **1**

Dual Channel, High Speed, Power MOSFET w/Isolated Drains


Typical Performance Curve - Contd.



7262-13



7262-11



Rise/Fall Time vs Supply Voltage

30

C_L = 1000 pF

5 7.5 10 12.5 15

Supply Voltage

7262-15


7262-14


7262-17

EL7262C/EL7272C

Dual Channel, High Speed, Power MOSFET w/Isolated Drains

Typical Performance Curve - Contd.





Delay vs Temperature

40

30

\$\frac{1}{2} \text{20} \\
\frac{1}{2} \te

7262-16



Soldering Packages to PC Boards

DIP Packages

Wave soldering is recommended for DIP packages. Solder plated boards are recommended. Rosin mildly activated (RMA) flux is needed. Wave soldering using a dual wave system at 250°C ±10°C for two seconds per wave is preferable. Thorough cleaning of boards after soldering is required.

Hand soldering, Elantec's DIP packages will survive a peak temperature of 300°C (at leads) for a maximum period of 10 seconds.


Surface Mount Packages

Wave soldering and vapor phase or infrared (IR) reflow can be used for soldering surface mount packages to PC boards. Solder plated boards are recommended for wave soldering and vapor phase or IR reflow methods.

Wave Soldering: Adhesive is used to hold components on the boards during wave soldering. Place components on the board and cure adhesive before wave soldering. Rosin mildly activated (RMA) flux or organic flux is needed. Wave soldering using a dual wave system at 250°C ±10°C for a maximum of two seconds per wave is preferable. Thorough cleaning of boards after soldering is required.

Reflow Soldering: Screen solder paste on board and attach components to board. Solder paste with RMA flux is recommended. Bake boards at 65°C-90°C for 15 minutes. Preheat boards to within 60°C-70°C of the solder temperature. To reflow solder paste with vapor phase method, the solder paste temperature must be maintained at or above 200°C for at least 30 seconds. The components temperature can not exceed 215°C. For the IR reflow method, the solder paste temperature must be maintained at or above 200°C for at least 30 seconds. The components temperature can not exceed 220°C. The temperature/time ramp-up during vapor phase or IR reflow shall be no greater than 2°C/sec.


Hand soldering, Elantec's surface mount packages will survive a peak temperature of 260°C (at leads) for a maximum period of 10 seconds.



MDP0016 Rev. B CerDIP Package

Lead Finish (Coml)—Tin Plate or Hot Solder DIP Lead Finish (Mil)—Hot Solder DIP

Common Dimensions	Min	Max	Min	Max	Min	Max	Min	Max	
A	0.140	0,160	0.140	0.160	0.140	0.160	0.140	0.160	
A ₁	0.115	0.055	0.020	0.050	0.015	0.060	0.020	0.050	
В	0.016	0.023	0,016	0.021	0.014	0.026	0.016	0.021	
B ₁	0.050	0.065	0.050	0.060	0.038	0.068	0.050	0.060	
С	0.008	0.012	0.008	0.012	0.008	0.018	0.008	0.012	
D	0.375	0.395	0.760	0.785	0.940	0.960	1040.925	1.060	
E	0.245	0.265	0.220	0.291	0.220	0.310	0.2780	0.298	
E ₁	0.300	0.320	0.300	0.320	0.290	0.320	0.300	0.320	
\mathbf{E}_2	0.340	0.390	0.340	0.390	0.360	0.410	0.340	0.390	
e	0.090	0.110	0.090	0.110	0.090	0.110	0.090	0.110	
e ₁	0.020	0.055	0.078	0,098	0.068	0.098	0.078	0.098	
L	0.125	0.150	0.125	0.150	0.125	0.150	0.130	0.150	
N	8-Lead		14-Lead		18-Lead		20-Lead		



REV. C

Note 1: These dimensions do not include mold flash or protrusions. Mold flash protrusion shall not exceed .006" on any side.

Note 2: SO-8, SO-14, S0-16 packages are narrow body (0.150"). Note 3: Dimensions and tolerancing per ANSI Y14.5M-1982.

Note 4: Flat area of lead foot.

Note 5: SOL-24T2 (thermal package) has 2 fused leads on each side of package.


Note 6: SOL-20T (thermal package) has 4 fused leads on each side of package.

Note 7: SOL-28T contains a thermal metal slug.

MDP0027 Rev. C Package Outline—SOIC


Lead Finish-Solder Plate

							Lead	Count						
Symbol	ool SOL-28		SOL-20 Se		SO	SOL-16 SO-16		SO-14		SO-8		SOL-24		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
A	0.096	0.104	0.096	0.104	0.096	0.104	0.061	0.068	0.061	0.068	0.061	0.068	0.096	0.104
A_1	0.004	0.011	0.004	0.011	0.004	0.011	0.004	0.010	0.004	0.010	0.004	0.010	0.004	0.011
В	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019
С	0.009	0.012	0.009	0.012	0.009	0.012	0.008	0.010	0.008	0.010	0.008	0.010	0.009	0.012
D	0.696	0.712	0.498	0.510	0.397	0.430	0.386	0.394	0.337	0.344	0.189	0.196	0.598	0.614
E	0.291	0.299	0.291	0.299	0.291	0.299	0.150	0.157	0.150	0.157	0.150	0.157	0.291	0.299
e	0.050	BSC	0.050	BSC	0.050	BSC	0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC	
Н	0.398	0.414	0.398	0.414	0.398	0.414	0.230	0.244	0.230	0.244	0.230	0.244	0.398	0.414
h	0.010	0.016	0.010	0.016	0.010	0.016	0.010	0.016	0.010	0.016	0.010	0.016	0.010	0.016
L	0.016	0.024	0.016	0.024	0.016	0.024	0.016	0.024	0.016	0.024	0.016	0.024	0.016	0.024



Lead Finish-Solder Plate

3129557 0005560 742 ■



MDP0031 Rev. A
Plastic Package
Lead Finish—Hot Solder DIP

Common Dimensions	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
A ₁	0.020	0.040	0.020	0.040	0.020	0.040	0.020	0.040	0.020	0,040
A	0.125	0.145	0.125	0.145	0.125	0.145	0.125	0.145	0.125	0.145
В	0.016	0.020	0.016	0.020	0.016	0.020	0.016	0.020	0.015	0.021
В1	0.050	0.070	0.050	0.070	0.050	0.070	0.050	0.070	0.050	0.070
С	0.008	0.012	0.008	0.012	0.008	0.012	0.008	0.012	0.008	0.012
D	0.350	0.385	0.745	0.755	0.745	0.755	0.875	0.905	0.925	1.045
E	0.295	0.320	0.295	0.320	0.295	0.320	0.295	0.320	0.295	0.320
E 1	0.245	0.255	0.245	0.255	0.245	0.255	0.245	0.255	0.245	0,255
e	0.100	Тур	0.100	Тур	0.100	Тур	0.100	0.100 Typ		Тур
$e_{\mathbf{A}}$	0.300	Ref	0.30	0 Ref	0.30	0 Ref	0.300 Ref		0.300 Ref	
L	0.115	0.135	0.115	0.135	0.115	0.135	0.115	0.135	0.115	0.135
N		8	1	.4	1	16	1	.8	2	20

Note: Package outline exclusive of any mold flashes. Mold flash protrusion shall not exceed 0.006" on any side.