

## Am27S02/Am27S03

64-Bit Inverting-Output Bipolar RAM



## DISTINCTIVE CHARACTERISTICS

- Fully decoded 18 word x 4-bit low-power Schottky RAMS
- Ultra-Fast Version: Address access time 25 ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open-collector outputs (Am27S02) or with three-state outputs (Am27S03)
- Pin-compatible replacements for 3101A, 74S289, (use Am27S02); for 74S189, (use Am27S03)

## **GENERAL DESCRIPTION**

The Am27S02 and Am27S03 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active-LOW chip select (CS) input and open-collector OR-tieable outputs (Am27S02) or three-state outputs (Am27S02). Chip selection for large memory systems can be controlled by active-LOW output decoders such as the Am74S138.


An active-LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write

lines are LOW the information on the four data inputs  $D_0$  to  $D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation ensures minimum write recovery times by eliminating the "write recovery qittch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O_0}$  to  $\overline{O_3}$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

## **BLOCK DIAGRAM**



## MODE SELECT TABLE

In	put	Data Output			
CS	WE	Data Output Status O <sub>0</sub> - O <sub>3</sub>	Mode		
L	L	Output Disabled	Write		
L	H	Selected Word (inverted)	Read		
Н	Х	Output Disabled	Deselect		


H = HIGH L = LOW X = Don't Care

## PRODUCT SELECTOR GUIDE

Access Time	25 ns	30 ns	35 ns	50 ns
lcc	70 mA	70 mA	70 mA	70 mA
Temperature Range	С	М	С	М
Open Collector	Am27S02A	Am27S02A	Am27S02	Am27S02
Three State	Am27S03A	Am27S03A	Am27S03	Am27S03


Publication ≠ Rev. Amendment 02191 F /0 Issue Date: January 1989





Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL






## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



- Valid Combinations						
AM27S02						
AM27502A	PC, PCB,					
AM27S03	DC, DCB					
AM27SOA						

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




## MILITARY ORDERING INFORMATION

## **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL-(Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



## Valid Combinations

Valid Combinations				
AM27S02				
AM27S02A	(25) (25) (25)			
AM27S03	/BEA, /BFA, /82A			
AM27S03A				

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 9, 10, 11.



## ABSOLUTE MAXIMUM RATINGS

	-
Storage Temperature65	to +150°C
Ambient Temperature with	
Power Applied55	to +125°C
Supply Voitage0.5 V	to +7.0 V
DC Voltage Applied to Outputs0.5 V to	+ VCC Max.
DC Input Voltage0.5 V	to +5.5 V
Output Current into Outputs	20 mA
DC Input Current30 mA	to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	. +4.75 V to +5.25 V
Military* (M) Devices	
Temperature	55 to + 125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military products 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C. (see note 5)

DC CHARACTERISTICS over opeating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter	Parameter				Am2	7 <b>502/A</b> m:	27\$03	
Symbol	Description Test Conditions				Min.	Typ.	Max.	Unit
VOH	Output HIGH	Vcc = Min.,	IOH = -5.2 mA	COM'L	2.4	3.0		.,
(Note 2)	Voltage	VIN = VIH OF VIL	I <sub>OH</sub> = -2.0 mA	MIL		3.0		٧
Val	Output LOW	Vcc = Min.,	IOL = 16 mA			350	450	
	Voltage	AM - AM OL AIT	IOL = 20 mA			-380	500	mv
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Lo Voltage for All Input	uaranteed input Logical HIGH oftage for All Inputs (Note 3)					v
VIL	Input LOW Level		nteed Input Logical LOW e for All Inputs (Note 3)				0.8	,
IIL Input I	Input LOW Current	VCC = Mex., VIN = 0.40 V				-15	-250	μΑ
	mpar cow oprant					-30	-250	
ine	Input HIGH Current	VCC = Max., V <sub>IN</sub> = 2.7 V				0	10	J.L.
ISC (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)			-45	-90	
l <b>cc</b>	Power Supply Current	All Inputs = GND Outputs = Open VCC = Max.	All Inputs = GND Outputs = Open				70	m
VCL_	Input Clamp Voltage	Voc = Min., i <sub>NN</sub> = -18	3 mA			-0.85	-1.2	v
ICEX	Output Leakage	VCS = VIH or VWE=V				0	40	
·CEA	Current	VCS = VIH OF VWE =		(Note 2)	-40	0		<i>م</i> نز

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C. 2. This applies to three-state devices only.

- 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performance instantaneously where  $T_A = T_C = T_J$ .  $\theta_{\rm JA} \approx 50$  °C/W (with moving air) for Ceramic DIP.


 $\theta_{\rm JA} \approx 10\text{-}17^{\circ}\text{C/W}$  for flatpack and leadless chip carrier.




## SWITCHING TEST

## SWITCHING TEST

# KEY TO THE SWITCHING WAVEFORMS





INPUTS	OUTPUTS
MUST BE STEADY	WILL BE STEADY
MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
DON'T CARE; ANY CHANGE PERMITTED	CHAMGING: STATE UNKNOWN
DOES NOT	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
	MAY CHANGE FROM H TO L MAY CHANGE FROM L TO H DON'T CARE: ANY CHANGE PERMITTED

KS000010

## SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified\*

	İ			Am279	02A/3A	02A/3A		Am27S02/3			
	<b>3</b>		C Devices		M Devices		STD C Devices		STD M Devices		1
	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tpLH(A)	Dalay from Address to C to						_			-
2	tpHL(A)	Delay from Address to Output		25	l	30	i	35		50	ns
3	tezh(CS)	Delay from Chip Select (LOW) to		15			<del></del>				
4	(PZL(CS)	Active Output and Correct Data		15		20		17		25	n <b>s</b>
5	IPZH(WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data		20							
6	tpZL(WE)	(Write Recovery-See Note 1)	ļ	20	1	25		35		40	ns
7	t <sub>5</sub> (A)	Setup Time Address (Prior to Initiation of Write)	0		0		0		a		ns
8	th(A)	Hold Time Address (After Termination of Write)	0		0		0		0		ns
9	t <sub>s</sub> (DI)	Setup Time Data Input (Prior to Termination of Write)	20		25		25		25		ns
10	t <sub>h</sub> (DI)	Hold Time Data Input (After Termination of Write)	0		0		0	·	0		ns
11	t <sub>per</sub> (WE)	MIN Write Enable Width Pulse to Insure Write	20		25		25		25		ns
12	(PHZ(CS)	Delay from Chip Select (HIGH)									
13	tp <u>LZ(CS)</u>	to inactive Output (HI-Z)		15		20	İ	17		25	ns
14	tpLZ(WE)	Delay from Write Enable (LOW)									
15	IPHZ(WE)	to inactive Output (HI-Z)	!	20	- 1	25		25	- 1	35	ns

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)


2. tp\_H(A) and tpH\_(A) are tested with S<sub>1</sub> closed and C<sub>L</sub> = 50 pF with both input and output timing referenced to 1.5 V.


3. For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D<sub>OUT</sub>), tp\_L<sub>Z</sub>(WE), tp\_L<sub>Z</sub>(CS), tp\_Z<sub>L</sub>(WE) and tp<sub>Z</sub><sub>L</sub>(CS) are measured with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF and with both the input and output timing referenced to 1.5 V.

tpZL(WE) and tpZL(CS) are measured with S₁ closed and Cℓ = 30 pF and with both the input and output timing referenced to 1.5 V.

4. For 3-state output, tpZH(WE) and tpZH(CS) are measured with S₁ open, Cℓ = 50 pF and with both the input and output timing referenced to 1.5 V. tpZL(WE) and tpZL(CS) are measured with S₁ closed, Cℓ = 50 pF and with both the input and output timing referenced to 1.5 V. tpZL(WE) and tpZL(CS) are measured with S₁ open and Cℓ ≤ 5 pF and are measured between the 1.5 V level on the output. tpZ(WE) and tpZ(CS) are measured with S₁ closed and Cℓ ≤ 5 pF and are measured between the 1.5 V level on the input and the VOL+500 mV level on the output.








## Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After  $t_3(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S03) while the write enable is ( $\overline{WE}$ ) LOW.



## Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27S03 disabled output is "OFF", represented by a single center line. For the Am27S02, a disabled output is HIGH.