Am29841A/Am29843A/Am29845A Am29941A/Am29943A/Am29945A

High-Performance Bus Interface Latches

DISTINCTIVE CHARACTERISTICS

- High-speed parallel latches
 - transparent ton = 5.0 ns typical
- Buffered common latch enable, clear and preset input
- Three-state outputs glitch-free during power-up and down. Outputs have Schottky clamp to ground
- Ior: 48 mA Commercial, 32 mA Military
- Higher speed, lower power versions of the Am29841, Am29843, and Am29845
- Am29900A DIP pinout option reduces lead inductance on Vcc and GND pins


GENERAL DESCRIPTION

The Am29841A, Am29843A, and Am29845A Buffered Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29800A latches are produced with AMD's exclusive IMOX* bipolar process, and feature typical propagation delays of 5 ns. as well as high-capacitive drive capability.

The Am29841A is a buffered, 10-bit version of the popular '373 function. The Am29843A is a 9-bit wide buffered latch with Preset (PRE) and Clear (CLR) - ideal for parity bus interfacing in high-performance microprogrammed sys-


tems. The Am29845A, an 8-bit buffered latch, has all the 9-bit controls, plus multiple enables (OE1, OE2, OE3), to allow multi-user control of the interface; e.g., CS, DMA, and RD/WR. The device is ideal for use as an output port requiring high lou/lon.


The Am29800A latches are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks, In addition, a DIP pinout option, featuring center Voc and GND pins, reduces the lead inductance of the Voc and GND pins. The ordering part numbers for latches with this pinout are the Am29941A, Am29943A, and Am29945A, their ninouts are shown later in this data sheet.




IMOX is a trademark of Advanced Micro Devices, Inc.

See following pages for additional Block Diagrams.






CONNECTION DIAGRAMS Top View



LOGIC SYMBOLS



FUNCTION TABLES

LS000443

Am29841A

	Inputs		Internal	Outputs		
ŌĒ	LE	Dį	Q₁ Y₁		Function	
Н	Х	Х	Х	Z	Hi-Z	
Н	Н	L	Н	Z	Hi-Z	
Н	Н	н	L	Z	Hi-Z	
н	L	х	NC	z	Latched (Hi-Z)	
L	Н	L	Н	L	Transparent	
L	Н	Н	L	Н	Transparent	
L	L	Х	NC	NC	Latched	

H = HIGH

ŌE3

L = LOW

NC = No Change Z = High Impedance

X = Don't Care

FUNCTION TABLES (Cont'd.)

Am29843A

	li	nputs			Internal	Outputs		
CLA	PRE	ŌĒ	LE	Dį	Q i	Yı	Function	
Н	H	Н	Х	Х	Х	Z	Hi-Z	
Н	Ι	H	Н	L	Н	Z	Hi-Z	
H	H	H	Н	Н	L	Z	Hi-Z	
Н	Ξ	Ι	L	Х	NC	Z	Latched (Hi-Z)	
Н	Н	L	Н	L	Н	L	Transparent	
Н	Н	٦	H	Ι	L	Н	Transparent	
Н	Н	L	٦	Х	NC	NC	Latched	
Н	٦	L	X	Х	L	Н	Preset	
L	H	L	Х	Х	н	L	Clear	
L	٦	L	Х	Х	L	Н	Preset	
L	Н	Н	L	Х	н	Z	Latched (Hi-Z)	
Н	L	Н	L	Х	L	Z	Latched (Hi-Z)	

Am29845A

		Inp	uts		Internal	Outputs		
OE*	CLR	PRE	LE	Di	ō _i	Yı	Function	
L	Н	Н	X	Х	X	Z	Hi-Z	
L	Н	Н	Н	L	Н	Z	Hi-Z	
1	H	Ξ	Н	Н	L	Z	Hi-Z	
٦	Ξ	Ħ	L	х	NC	z	Latched (Hi-Z)	
H	Ξ	H	H	L	Н	L	Transparent	
H	Н	Ħ	Н	Н	L	н	Transparent	
H	Ŧ	Н	L	Х	NC	NC	Latched	
H	Ŧ	٦	Х	Х	L	Н	Preset	
Н	L	Н	Х	Х	н	L	Clear	
Н	٦	L	Х	Х	L	н .	Preset	
L	٦	H	L	х	н	z	Latched (Hi-Z)	
L	Н	L	L	х	L	Z	Latched (Hi-Z)	

*OE is an Active HIGH internal signal produced as follows:


ŌE ₁	ŌE ₂	ŌE ₃	OE
Н	Х	Х	L
Х	Н	· X	L
Х	Х	Н	L
L	L	L	Н

H = HIGH
L = LOW
NC = No Change
Z = High Impedance
X = Don't Care

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations				
AM29841A				
AM29843A	PC, PCB, DC, DCB, DE, SC, JC, LC			
AM29845A	02, 30, 30, 20			
AM29941A				
AM29943A	PC, PCB, DC, DCB. DE			
AM29945A	7 500, 52			

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type



Valid Combinations					
AM29841A					
AM29843A	/BLA, /BKA, /B3A				
AM29845A					
AM29941A					
AM29943A	/BLA				
AM29945A					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

O_i Data Inputs (Input)

Di are the latch data inputs.

(i Data Outputs (Output)

Yi are the three-state data outputs.

E Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition

Am29841A

OE Output Enable (Input, Active LOW)

When $\overline{\text{OE}}$ is LOW, the latch data is passed to the Y_i outputs. When $\overline{\text{OE}}$ is HIGH, the Y_i outputs are in the high-impedance state.

Am29843A

OE Output Enable (Input, Active LOW)

When \overline{OE} is LOW, the latch data is passed to the Y_i outputs. When \overline{OE} is HIGH, the Y_i outputs are in the high-impedance state.

PRE Preset (Input. Active LOW)

When PRE is LOW, the outputs are HIGH if OE is LOW. PRE overrides the CLR pin. PRE will set the latch independent of the state of OE.

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal latch is cleared. When CLR is LOW, the outputs are LOW if OE is LOW and PRE is HIGH. When CLR is HIGH, data can be entered into the latch.

Am29845A

OEi Output Enables (Input, Active LOW)

When OE₁, OE₂, and OE₃ are all LOW, the latch data is passed to the Y_i outputs. If any or all OE_i are HIGH, the Y_i outputs are put in a high impedance state.

PRE Preset (Input, Active LOW)

When PRE is LOW, the outputs are HIGH if all \overline{OE}_i are LOW. PRE overrides the CLR pin. PRE will set the latch independent of the state of \overline{OE} .

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal latch is cleared. When CLR is LOW, the Y_i outputs are LOW if all OE_i are LOW and PRE is HIGH. When CLR is HIGH, data can be entered into the latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, into Outputs 100 mA
DC Input Current -30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	+ 4.5 V to +5.5 V
Military (M) and Extended Comme	ercial (E) Devices
Temperature (T _C)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Operating renese define these	limite hatwaan which the

functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Tes	Min.	Max.	Units	
.,	0 4 4 19014 1/49	V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4		
Vон	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -24 mA	2.0		Volts
Vol	Output LOW Voltage	V _{CC} = 4.5 V	MIL, I _{OL} = 32 mA	0.5		Volts
₹OL	Culput ECVV Voltage	VIN = VIH or VIL	COM'L, IOL = 48 mA		0.5	Volts
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 1)		2.0		Volts
VIL	Input LOW Voltage	Guaranteed Input Logi Voltage for All Inputs		0.8	Volts	
VI	Input Clamp Voltage	V _{CC} = 5.5 V, I _{IN} = -18		-1.2	Volts	
IIL	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4		-0.5	mA	
I _I H	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7		50	μΑ	
11	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5	V		100	μА
IOZL	Output Off-State Current		V _O = 0.4 V	Ī	50	
^I OZH	(High Impedance)	V _{CC} = 5.5 V	V _O = 2.7 V		50	μΑ
^I sc	Output Short-Circuit Current	V _{CC} = 5.5 V, V _{OUT} = 0) V (Note 2)	-75	-250	mA
OFF	Bus Leakage Current	V _{CC} = 0 V, V _{OUT} = 2.9 V			100	μΑ
			Outputs LOW		97	
Icc	Supply Current	V _{CC} = 5.5 V Outputs Unloaded	Outputs HIGH		70	mA
		1	Outputs Hi-Z		81	1

Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.


2. Not more than one output shorted at a time. Duration of the short-circuit test should not exceed one second.


SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

	Parameter Parameter Symbol Description			COMMERCIAL		MILITARY		
			Test Conditions*	Min.	Max.	Min.	Max.	Units
t _{PLH}				7		8.5	ns	
t _{PHL}	Data (D _i) to Output Y _i (LE = H			9	I	10	ns	
ts	Data to LE Setup Time			2.5		3.5		ns
tн	Data to LE Hold Time			2.5		3.5		ns
t _{PLH}					12		13	ns
[‡] PHL	Latch Enable (LE) to Yi		•		12		13	ns
tрын	Propagation Delay, Preset to Yi		C _L = 50 pF		12		14	ns
^t PHL		,	R ₁ = 500 Ω		12		14	ns
^t REC	Preset (PRE _) to LE Setu	Preset (PRE _) to LE Setup Time		4		5		ns
t _{PLH}	Propagation Delay, Clear to Y				13		14	ns
t _{PHL}	Tropagation belay, eleat to the				13		14	ns
t _{REC}	Clear (CLR _) to LE Setup	Time		7		8		ns
tрwн	LE Pulse Width	HIGH		4		5		ns
tpwL	Preset Pulse Width	LOW	1	5		7		ns
tpwL	Clear Pulse Width	LOW	1	4		5		ns
^t zH	T]		10.5		13.5	ns
tzL	Output Enable Time OE L to	o Y _i			11.5		14.5	ns
tHZ			1		8		10	ns
tLZ	Output Disable Time OE _ t	to Yi			8		10	ns


^{*}See Test Circuit and Waveforms.

PD3024






CD3024




*For reference only.




1954 G-03

112


PL 028





PID # 06751E

CL 028



PID # 06595D

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450

© 1988 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-20M-01/88-0