

CLOCK GENERATOR AND DRIVER FOR 8080A PROCESSORS

DESCRIPTION

The μ PB8224 is a single chip clock generator and driver for 8080A processors. The clock frequency is determined by a user specified crystal and is capable of meeting the timing requirements of the entire 8080A family of processors. MOS and TTL level clock outputs are generated.

Additional logic circuitry of the µPB8224 provides signals for power-up reset, an advance status strobe and properly synchronizes the ready signal to the processor. This greatly reduces the number of chips needed for 8080A systems.

The µPB8224 is fabricated using NEC's Schottky bipolar process.

- FEATURES Crystal Controlled Clocks
 - Oscillator Output for External Timing
 - MOS Level Clocks for 8080A Processor
 - TTL Level Clock for DMA Activities
 - Power-up Reset for 8080A Processor
 - · Ready Synchronization
 - Advanced Status Strobe
 - Reduces System Package Count
 - · Available in 16-pin Cerdip and Plastic Packages

PIN CONFIGURATION

RESET [1		16	⊃ ∨cc
RESIN	2		15	XTAL
RDYIN [3		14	XTAL
READY [4	μРВ	13	TANK
SYNC [5	8224	12	osc
φ ₂ (TTL)	6		11	□ <i>Φ</i> 1
STSTB [7		10	□
GND [8		9	D V _{DD}
	_			,

PIN NAMES

RESIN	Reset Input
RESET	Reset Output
RDYIN	Ready Input
READY	Ready Output
SYNC	Sync Input
STSTB	Status STB Output
Ø1	Processor
Φ2	∫ Clocks
XTAL 1	(Crystal
XTAL 2	Connections
	Used With
TANK	Overtone
	Crystal
	Oscillator
osc	Output
	φ ₂ CLK
φ ₂ (TTL)	(TTL Level)
Vcc	+5V
V _{DD}	+12V
GND	ον


Clock Generator

The clock generator circuitry consists of a crystal controlled oscillator and a divide-by-nine counter. The crystal frequency is a function of the 8080A processor speed and is basically nine times the processor frequency, i.e.:

Crystal frequency =
$$\frac{9}{\text{tCY}}$$

where tCY is the 8080A processor clock period.

A series resonant fundamental mode crystal is normally used and is connected across input pins XTAL1 and XTAL2. If an overtone mode crystal is used, an additional LC network, AC coupled to ground, must be connected to the TANK input of the μ PB8224 as shown in the following figure.



The formula for the LC network is:

LC =
$$\left(\frac{1}{2\pi F}\right)^2$$

where F is the desired frequency of oscillation.

The output of the oscillator is input to the divide-by-nine counter. It is also buffered and brought out on the OSC pin, allowing this stable, crystal controlled source to be used for derivation of other system timing signals. The divide-by-nine counter generates the two non-overlapping processor clocks, ϕ_1 and ϕ_2 , which are buffered and at MOS levels, a TTL level ϕ_2 and internal timing signals.

The ϕ_1 and ϕ_2 high level outputs are generated in a 2-5-2 digital pattern, with ϕ_1 being high for two oscillator periods, ϕ_2 being high for five oscillator periods, and then neither being high for two oscillator periods. The TTL level ϕ_2,ϕ_2 (TTL), is normally used for DMA activities by gating the external device onto the 8080A bus once a Hold Acknowledge (HLDA) has been issued.

Additional Logic


In addition to the clock generator circuitry, the μ PB8224 contains additional logic to aid the system designer in the proper timing of several interface signals.

The \overline{STSTB} signal indicates, at the earliest possible moment, when the status signals output from the 8080A processor are stable on the data bus. \overline{STSTB} is designed to connect directly to the μ PB8228 System Controller and automatically resets the μ PB8228 during power-on Reset.

The RESIN input to the µPB8224 is used to automatically generate a RESET signal to the 8080A during power initialization. The slow rise of the power supply voltage in an external RC network is sensed by an internal Schmitt Trigger. The output of the Schmitt Trigger is gated to generate an 8080A compatible RESET. An active low manual switch may also be attached to the RC circuit for manual system reset.

The RDYIN input to the μ PB8224 accepts an asynchronous "wait request" and generates a READY output to the 8080A that is fully synchronized to meet the 8080A timing requirements.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

 Operating Temperature
 0°C to +70°C

 Storage Temperature
 −65°C to +150°C

 All Output Voltages (TTL)
 −0.5 to +7 Volts

 All Output Voltages (MOS)
 −0.5 to +13.5 Volts

 All Input Voltages
 −1.0 to +7 Volts

 Supply Voltage V_{CC}
 −0.5 to +7 Volts

 Supply Voltage V_{DD}
 −0.5 to +13.5 Volts

 Output Currents
 100 mA

T_a = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Ta : 0°C to +70°C; VCC = +5V +5%; VDD = +12V +5%

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
T PATRICE LET	31 MIDOL	MIN TYP MAX			J	TEST CONDITIONS
Input Current Loading	Ι¢			-0.25	mA	VF = 0.45V
Input Leakage Current	^I R			10	μА	Vp = 5.25V
Input Forward Clamp Voltage	νc			-1.0	v	Ic = -5 mA
Input "Low" Voltage	V _{IL}			0.8	v	V _{CC} = 5.0V
Input "High" Voltage	VIH	2.6			v	Reset Input
		2.0				All Other Inputs
RESIN Input Hysteresis	VIH-VIL	0.25	i		v	V _{CC} = 5.0V
Output "Low" Voltage	VOL			0.45	>	(p1, p2), Ready, Reset, STSTB
			ľ			IOL = 2.5 mA
				0.45	v	All Other Inputs
						I _{OL} = 15 mA
Output "High" Voltage	VOH					
Φ1, Φ2		9.4			v	¹OH = -100 µA
READY, RESET		3.6			v	I _{OH} = -100 µA
All Other Outputs		2.4			v	I _{OH} = -1 mA
Output Short Circuit Current	ı _{sc} O	-10		60	mΑ	v _O = 0v
(All Low Voltage Outputs Only)						V _{CC} = 5.0∨
Power Supply Current	¹cc			115	mA	· · · · · · · · · · · · · · · · · · ·
Power Supply Current	IDD			12	mA	

Note: 1 Caution, ϕ_1 and ϕ_2 output drivers do not have short circuit protection

Ta = 25°C; f = 1 MHz; V_{CC} = 5V; V_{DD} = 12V; V_{BIAS} = 2.5V

CAPACITANCE ①


PARAMETER	SYMBOL		LiMi	TS	UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	CIN			8	pF	

Note: 1 This parameter is not 100% tested.


AC CHARACTERISTICS

PARAMETER	SYMBOL	LII	WITS (1)	UNIT	TEST CONDITIONS
	l	MIN	TYP	MAX	1	
φ ₁ Pulse Width	^t ø1	$\frac{2t_{CY}}{9}$ -20 ns				
φ ₂ Pulse Width	†φ2	5tCY −35 ns			1	
φ ₁ to φ ₂ Delay	tD1	0			ns	
φ ₂ to φ ₁ Delay	tD2	2tCY -14 ns				C _L = 20 pF to 50 pF
φ ₁ to φ ₂ Delay	[†] D3	2tCY		2tCY 9 +20 ns	1	
ϕ_1 and ϕ_2 Rise Time	t _R			20	1	
φ ₁ and φ ₂ Fall Time	tբ			20	1	
φ ₂ to φ ₂ (TTL) Delay	tDφ2	-5		+15	ns	φ ₂ TTL, CL = 30 pF R ₁ = 300Ω R ₂ = 600Ω
o ₂ to STSTB Delay	^t D\$S	6t _{CY} -30 ns		6t _{CY}	ns	-
STSTB Pulse Width	[†] PW	tCY -15 ns				STSTB, CL = 15 pF
RDYIN Setup Time to STSTB	†DRS	50 ns - $\frac{4t_{CY}}{9}$			ns	R ₁ = 2K R ₂ = 4K
RDYIN Hold Time After STSB	[†] DRH	4tCY 9			1	, ,
READY or RESET to ϕ_2 Delay	†DR	$\frac{4t_{CY}}{9} - 25 \text{ ns}$			ns	Ready and Reset $CL = 10 pF$ $R_1 = 2K$ $R_2 = 4K$
Crystal Frequency	fCLK		9 1CY		MHz	
Maximum Oscillating Frequency	fMAX			27	MHz	

Note: 1) toy represents the processor clock period



TEST CIRCUIT



Voltage Measurement Points: ϕ_1, ϕ_2 Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.


TIMING WAVEFORMS

CRYSTAL REQUIREMENTS

Tolerance																								
Resonance											5	Se	rie	es	(Fι	Jn	d	an	ne	nt	al.	(D
Load Capacitance																				2	20	-3	5 F	ıF
Equivalent Resistance																			7	5-	20) c	hr	ns
Power Dissipation (Min)																								

Note: 1 With tank circuit use 3rd overtone mode.


PACKAGE OUTLINE μPB8224C



(PLASTIC)

ITEM	MILLIMETERS	INCHES
Α	19.4 MAX	0.76 MAX.
8	0.81	0.03
С	2 54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2 54 MIN	0 10 MIN
н	0.5 MIN	0 02 MIN
1	4 05 MAX	0.16 MAX
J	4 55 MAX	0 18 MAX
К	7.62	0 30
L	6.4	0 25
М	0 25 0 05	001

μPB8224D




(CERDIP)

ITEM	MILLIMETERS	INCHES
Α	19.9 MAX	0.784 MAX
В	1 06	0.042
С	2 54	0.10
D	0.46 * 0.10	0.018 - 0.004
E	17.78	0.70
F	1.5	0.059
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
1	4.58 MAX	0.181 MAX
J	5.08 MAX	0.20 MAX
к	7.62	0.30
Ł	6.8	0.27
. M.	0.25 + 0.10	0.0098 + 0.0039


8224DS-REV 2-12-81-CAT

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Fast Page Mode Byte Read Modify Write Cycle



Remarks 1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

CAS Before RAS Self Refresh Cycle (Only for the µPD42S18160)



Remark Address, WE, OE: Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please
perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

 μ PD42S18160: 1,024 times within a 16 ms interval

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μPD42S18160: 1,024 times within a 16 ms interval


(3) If trass (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles (tras < 100 μs), CAS before RAS refresh cycles will be executed one time.</p>

If 10 μ s < thas < 100 μ s, \overline{RAS} precharge time for \overline{CAS} before \overline{RAS} self refresh (thes) is applied. And refresh cycles as follows should be met.

μPD42S18160: 1,024 times within a 128 ms interval


For details, please refer to How to use DRAM User's Manual.

CAS Before RAS Refresh Cycle



Remark Address, WE, OE: Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle



Remark WE, OE: Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)

