## Am79574

## AMD조

## Subscriber Line Interface Circuit

## DISTINCTIVE CHARACTERISTICS

■ Programmable constant resistance feed
■ Line-feed characteristics independent of battery variations

- Programmable loop-detect threshold

■ On-chip switching regulator for low-power dissipation
■ Pin for external ground-key noise filter capacitor available

- Ground-key detect option available

■ Two-wire impedance set by single external impedance

- Polarity reversal feature

■ Tip Open state for ground-start lines

- Test relay driver optional

■ On-hook transmission

## BLOCK DIAGRAM



## Notes:

1. Am79574—E0 and E1 inputs; ring and test relay drivers sourced internally to BGND.
2. Output amplifier current gain $\left(K_{1}\right)=1000$.

## AMDit

## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.


| Valid Combinations |  |  |
| :---: | :---: | :---: |
| Am79574 | -1 <br> -2 | JC |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## Note:

${ }^{*}$ Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.

## CONNECTION DIAGRAM

## Top View



## Notes:

1. Pin 1 is marked for orientation.
2. TP is a thermal conduction pin tied to substrate (QBAT).

## PIN DESCRIPTIONS

| Pin Names | Type | Description |
| :---: | :---: | :---: |
| AGND | Gnd | Analog (quiet) ground |
| A(TIP) | Output | Output of A(TIP) power amplifier |
| BGND | Gnd | Battery (power) ground |
| B(RING) | Output | Output of B(RING) power amplifier |
| C3-C1 | Input | Decoder. TTL compatible. C3 is MSB and C1 is LSB. |
| C4 | Input | Test relay driver command. TTL compatible. Logic Low enables the driver. |
| CHCLK | Input | Chopper clock. Input to switching regulator (TTL compatible). Freq $=256 \mathrm{kHz}$ (Nominal). |
| CHS | Input | Chopper stabilization. Connection for external stabilization components. |
| DA | Input | Ring-trip negative. Negative input to ring-trip comparator. |
| DB | Input | Ring-trip positive. Positive input to ring-trip comparator. |
| DET | Output | Detector. Logic Low indicates that the selected detector is tripped. Logic inputs C3-C1, E1, and E0 select the detector. Open-collector with a built-in $15 \mathrm{k} \Omega$ pull-up resistor. |
| DGND | Gnd | Digital ground |
| E0 | Input | A logic High enables DET. A logic Low disables DET. |
| E1 | Input | E 1 = High connects the ground-key detector to $\overline{\mathrm{DET}}$, and E1 = Low connects the off-hook or ring-trip detector to $\overline{\mathrm{DET}}$. |
| HPA | Capacitor | High-pass filter capacitor. A(TIP) side of high-pass filter capacitor. |
| HPB | Capacitor | High-pass filter capacitor. B(RING) side of high-pass filter capacitor. |
| L | Output | Switching Regulator Power Transistor. Connection point for filter inductor and anode of catch diode. Has up to 60 V of pulse waveform on it and must be isolated from sensitive circuits. Keep the diode connections short because of the high currents and high di/dt. |
| QBAT | Battery | Filtered battery supply for the signal processing circuits. |
| RD | Resistor | Detector resistor. Threshold modification and filter point for the off-hook detector. |
| RDC | Resistor | DC feed resistor. Connection point for the DC feed current programming network, which also connects to the Receiver Summing Node (RSN). $\mathrm{V}_{\text {RDC }}$ is negative for normal polarity and positive for reverse polarity. |
| RINGOUT | Output | Ring relay driver. Sourcing from BGND with internal diode to QBAT. |
| RSN | Input | The metallic current (AC and DC) between $A(T I P)$ and $B(R I N G)=1000 x$ the current into this pin. The networks that program receive gain, two-wire impedance, and feed resistance all connect to this node. This node is extremely sensitive. Route the 256 kHz chopper clock and switch lines away from the RSN node. |
| TESTOUT | Output | Test relay driver. Source from BGND with internal diode to QBAT. |
| TP | Thermal | Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation. |
| VBAT | Battery | Battery supply. Connected through an external protection diode. |
| VCC | Power | +5 V power supply. |
| VEE | Power | -5 V power supply. |
| VREG | Input | Regulated voltage. Provides negative power supply for power amplifiers, connection point for inductor, filter capacitor, and chopper stabilization. |
| VTX | Output | Transmit Audio. Unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network. |

## ABSOLUTE MAXIMUM RATINGS

Storage temperature
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}$ with respect to AGND/DGND...... -0.4 V to +7.0 V
$\mathrm{V}_{\mathrm{EE}}$ with respect to AGND/DGND ...... +0.4 V to -7.0 V
$\mathrm{V}_{\text {BAT }}$ with respect to AGND/DGND ..... +0.4 V to -70 V
Note: Rise time of $V_{B A T}(d V / d t)$ must be limited to $27 \mathrm{~V} / \mu \mathrm{s}$ or less when $Q_{B A T}$ bypass $=0.33 \mu \mathrm{~F}$.
BGND with respect to AGND/DGND.. +1.0 V to -3.0 V
$\mathrm{A}(\mathrm{TIP})$ or B (RING) to BGND:
Continuous.................................... -70 V to +1.0 V
$10 \mathrm{~ms}(\mathrm{f}=0.1 \mathrm{~Hz}$ ) ......................... -70 V to $+5.0 \mathrm{~V}$
$1 \mu \mathrm{~s}(\mathrm{f}=0.1 \mathrm{~Hz}$ ) ............................. -90 V to $+10 \mathrm{~V}$
$250 \mathrm{~ns}(\mathrm{f}=0.1 \mathrm{~Hz}$ ) ....................... -120 V to $+15 \mathrm{~V}$
Current from A(TIP) or B(RING)..................... $\pm 150 \mathrm{~mA}$
Voltage on RINGOUT ........BGND to 70 V above $\mathrm{Q}_{\text {BAT }}$
Voltage on TESTOUT ........BGND to 70 V above $\mathrm{Q}_{\text {BAT }}$
Current through relay drivers ............................ 60 mA
Voltage on ring-trip inputs
(DA and DB) $\qquad$ $V_{B A T}$ to 0 V
Current into ring-trip inputs $\pm 10 \mathrm{~mA}$
Peak current into regulator
Switch (L pin) 150 mA
Switcher transient peak off
Voltage on L pin $\qquad$ $+1.0 \mathrm{~V}$
C4-C1, E1, CHCLK to
AGND/DGND...................... -0.4 V to $\mathrm{V}_{\mathrm{CC}}+0.4 \mathrm{~V}$
Maximum power dissipation, (see note) ...... $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$
In 32-pin PLCC package. 1.74 W

Note: Thermal limiting circuitry on-chip will shut down the circuit at a junction temperature of about $165^{\circ} \mathrm{C}$. The device should never be exposed to this temperature. Operation above $145^{\circ} \mathrm{C}$ junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

## OPERATING RANGES

## Commercial (C) Devices

Ambient temperature ............................ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ *
$\mathrm{V}_{\mathrm{CC}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 4.75 ~ V ~ t o ~ 5.25 ~ V ~$
$\mathrm{V}_{\mathrm{EE}}$............................................... 4.75 V to -5.25 V
V $_{\text {BAT }}$.................................................... 40 V to -58 V
AGND/DGND 0 V
BGND with respect to
AGND/DGND $\qquad$ -100 mV to +100 mV Load Resistance on VTX to ground $\qquad$ $10 \mathrm{k} \Omega \mathrm{min}$

Operating Ranges define those limits between which the functionality of the device is guaranteed.
${ }^{*}$ Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.

## ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog ( $\mathrm{V}_{\mathrm{TX}}$ ) output impedance |  |  | 3 |  | $\Omega$ | 4 |
| Analog ( $\mathrm{V}_{\mathrm{TX}}$ ) output offset | $\begin{array}{ll} 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} & -1^{*} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} & -1 \end{array}$ | $\begin{aligned} & -35 \\ & -30 \\ & \\ & -40 \\ & -35 \end{aligned}$ |  | $\begin{aligned} & +35 \\ & +30 \\ & +40 \\ & +35 \end{aligned}$ | mV | $\begin{aligned} & - \\ & \hline- \\ & 4 \\ & 4 \end{aligned}$ |
| Analog (RSN) input impedance |  |  | 1 | 20 |  |  |
| Longitudinal impedance at A or B | 300 Hz to 3.4 kHz |  |  | 35 |  |  |
| Overload level $\mathrm{Z}_{2 \mathrm{WIN}}=600 \text { to } 900 \Omega$ | 4-wire 2-wire | -3.1 |  | +3.1 | Vpk | 2 |
| Transmission Performance, 2-Wire Impedance |  |  |  |  |  |  |
| 2-wire return loss (See Test Circuit D) | 300 Hz to 500 Hz 500 Hz to 2.5 kHz 2500 Hz to 3.4 kHz | $\begin{aligned} & 26 \\ & 26 \\ & 20 \end{aligned}$ |  |  | dB | 4,11 |
| Longitudinal Balance (2-Wire and 4-Wire, See Test Circuit C) |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{L}}=600 \Omega$ <br> Longitudinal to metallic L-T, L-4 | 300 Hz to 3.4 kHz  <br> 300 Hz to 3.4 kHz $-1^{\text {* }}$ | $\begin{aligned} & \hline 48 \\ & 52 \end{aligned}$ |  |  | dB |  |
| Longitudinal to metallic L-T, L-4 | 200 Hz to 1 kHz <br> normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad-2^{*}$ <br> normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} \quad-2$ <br> reverse polarity | $\begin{aligned} & 63 \\ & 58 \\ & 54 \end{aligned}$ |  |  |  | - |
|  | 1 kHz to 3.4 kHz normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad-2^{*}$ normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} \quad-2$ reverse polarity | $\begin{aligned} & 58 \\ & 54 \\ & 54 \end{aligned}$ |  |  |  | 4 |
| Longitudinal signal generation 4-L | $\begin{aligned} & 300 \mathrm{~Hz} \text { to } 800 \mathrm{~Hz} \\ & 300 \mathrm{~Hz} \text { to } 800 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & \hline 40 \\ & 42 \end{aligned}$ |  |  |  |  |
| Longitudinal current capability per wire | Active state OHT state |  | $\begin{aligned} & 25 \\ & 18 \end{aligned}$ |  | mArms | 4 |
| Insertion Loss (2- to 4-Wire and 4- to 2-Wire, See Test Circuits A and B) |  |  |  |  |  |  |
| Gain accuracy | $0 \mathrm{dBm}, 1 \mathrm{kHz}$, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$  <br> $0 \mathrm{dBm}, 1 \mathrm{kHz}$, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$  <br> $0 \mathrm{dBm}, 1 \mathrm{kHz}$, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-1^{*}$ <br> $0 \mathrm{dBm}, 1 \mathrm{kHz}$, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ -1$\|$ | $\begin{gathered} -0.15 \\ -0.20 \\ -0.1 \\ -0.15 \end{gathered}$ |  | $\begin{gathered} +0.15 \\ +0.20 \\ +0.1 \\ +0.15 \end{gathered}$ | dB | $\frac{-4}{4}$ |
| Variation with frequency | 300 Hz to 3.4 kHz Relative to 1 kHz $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} -0.1 \\ -0.15 \end{gathered}$ |  | $\begin{gathered} +0.1 \\ +0.15 \end{gathered}$ |  | 4 |
| Gain tracking | +7 dBm to -55 dBm $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} -0.1 \\ -0.15 \end{gathered}$ |  | $\begin{gathered} +0.1 \\ +0.15 \end{gathered}$ |  | - |

## Notes:

* P.G. = Performance Grade
-2 grade performance parameters are equivalent to -1 performance parameters except where indicated.


## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Balance Return Signal (4- to 4-Wire, See Test Circuit B) |  |  |  |  |  |  |
| Gain accuracy | $\begin{array}{\|lll} \hline 0 \mathrm{dBm}, 1 \mathrm{kHz}, & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \\ 0 \mathrm{dBm}, 1 \mathrm{kHz}, & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} & \\ 0 \mathrm{dBm}, 1 \mathrm{kHz}, & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & -1^{*} \\ 0 \mathrm{dBm}, 1 \mathrm{kHz}, & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} & -1 \\ \hline \end{array}$ | $\begin{gathered} -0.15 \\ -0.20 \\ -0.1 \\ -0.15 \end{gathered}$ |  | $\begin{aligned} & +0.15 \\ & +0.20 \\ & +0.1 \\ & +0.15 \end{aligned}$ |  | $\frac{-4}{4}$ |
| Variation with frequency | 300 Hz to 3.4 kHz Relative to 1 kHz $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} -0.1 \\ -0.15 \end{gathered}$ |  | $\begin{array}{r} +0.1 \\ +0.15 \end{array}$ | dB | 4 |
| Gain tracking | $\begin{aligned} & +7 \mathrm{dBm} \text { to }-55 \mathrm{dBm} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} -0.1 \\ -0.15 \end{gathered}$ |  | $\begin{gathered} +0.1 \\ +0.15 \end{gathered}$ |  | 4 |
| Group delay | $\mathrm{f}=1 \mathrm{kHz}$ |  | 5.3 |  | $\mu \mathrm{s}$ | 4 |

Total Harmonic Distortion (2- to 4-Wire or 4- to 2-Wire, See Test Circuits A and B)

| Total harmonic distortion | $0 \mathrm{dBm}, 300 \mathrm{~Hz}$ to 3.4 kHz $+9 \mathrm{dBm}, 300 \mathrm{~Hz}$ to 3.4 kHz |  |  | $\begin{aligned} & \hline-64 \\ & -55 \end{aligned}$ | $\begin{aligned} & \hline-50 \\ & -40 \end{aligned}$ | dB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Idle Channel Noise |  |  |  |  |  |  |  |
| C-message weighted noise | 2-wire, 2-wire, 2-wire, | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & +7 \\ & +7 \\ & +7 \\ & \hline \end{aligned}$ | $\begin{aligned} & +15 \\ & +12 \\ & +15 \\ & \hline \end{aligned}$ | dBrnc | - |
|  | 4-wire, 4-wire, 4-wire, | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $-1^{*}$ | $\begin{aligned} & +7 \\ & +7 \\ & +7 \end{aligned}$ | $\begin{aligned} & +15 \\ & +12 \\ & +15 \end{aligned}$ |  | $\overline{4}$ |
| Psophometric weighted noise | 2-wire, 2-wire, 2-wire, | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $-1^{*}$ | $\begin{aligned} & \hline-83 \\ & -83 \\ & -83 \end{aligned}$ | $\begin{aligned} & \hline-75 \\ & -78 \\ & -75 \end{aligned}$ | dBmp | $\frac{7}{4,7}$ |
|  | 4-wire, 4-wire, 4-wire, | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $-1^{*}$ | $\begin{aligned} & \hline-83 \\ & -83 \\ & -83 \end{aligned}$ | $\begin{aligned} & \hline-75 \\ & -78 \\ & -75 \end{aligned}$ |  | $\frac{7}{4,7}$ |

## Single Frequency Out-of-Band Noise (See Test Circuit E)

| Metallic | 4 kHz to 9 kHz <br> 9 kHz to 1 MHz <br> 256 kHz and harmonics |  | $\begin{aligned} & \hline-76 \\ & -76 \\ & -57 \end{aligned}$ |  | dBm | $\begin{gathered} 4,5,9 \\ 4,5,9 \\ 4,5 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Longitudinal | 1 kHz to 15 kHz <br> Above 15 kHz <br> 256 kHz and harmonics |  | $\begin{aligned} & \hline-70 \\ & -85 \\ & -57 \end{aligned}$ |  |  | $\begin{gathered} 4,5,9 \\ 4,5,9 \\ 4,5 \end{gathered}$ |
| Line Characteristics (See Figure 1) BAT $=-48 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=600 \Omega$ and $900 \Omega$, $\mathrm{R}_{\text {FEED }}=800 \Omega$ |  |  |  |  |  |  |
| Apparent battery voltage | Active state | 47 | 50 | 53 | V |  |
| Loop current accuracy | Active state | -7.5 |  | +7.5 | \% |  |
| Loop current-Tip Open | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  |  | 1.0 | mA |  |
| Loop current-Open Circuit | $\mathrm{R}_{\mathrm{L}}=0 \Omega$ |  |  | 1.0 |  |  |
| Loop current limit accuracy | OHT state Active state | -20 |  | +20 | \% | 10 |
| Fault current limit, ILLIM $\left(I_{A X}+I_{B X}\right)$ | A and B shorted to GND |  |  | 130 | mA |  |

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Dissipation, BAT = -48 V, Normal Polarity |  |  |  |  |  |  |
| On-hook Open Circuit state | $-1^{*}$ |  | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{gathered} 120 \\ 80 \end{gathered}$ | mW |  |
| On-hook OHT state | $-1^{*}$ |  | $\begin{aligned} & 135 \\ & 135 \end{aligned}$ | $\begin{aligned} & 250 \\ & 200 \end{aligned}$ |  |  |
| On-hook Active state | $-1^{*}$ |  | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 400 \\ & 300 \end{aligned}$ |  |  |
| Off-hook OHT state | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | 500 | 750 |  |  |
| Off-hook Active state | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | 650 | 1000 |  |  |
| Supply Currents |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ on-hook supply current | Open Circuit state OHT state Active state |  | $\begin{aligned} & 3.0 \\ & 6.0 \\ & 8.0 \end{aligned}$ | $\begin{gathered} \hline 4.5 \\ 10.0 \\ 13.0 \end{gathered}$ | mA |  |
| $\mathrm{V}_{\text {EE }}$ on-hook supply current | Open Circuit state OHT state Active state |  | $\begin{aligned} & \hline 1.0 \\ & 2.3 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \hline 2.3 \\ & 3.7 \\ & 6.0 \end{aligned}$ |  |  |
| V ${ }_{\text {BAT }}$ on-hook supply current | Open Circuit state OHT state Active state |  | $\begin{aligned} & \hline 0.4 \\ & 3.2 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 5.5 \\ & 7.0 \end{aligned}$ |  |  |
| Power Supply Rejection Ratio ( $\mathrm{V}_{\text {RIPPLE }} \mathbf{= 5 0} \mathbf{~ m V r m s}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {cc }}$ | 50 Hz to 3.4 kHz | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ |  | dB | 6, 7 |
|  | 3.4 kHz to 50 kHz | $\begin{aligned} & 22 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline 35 \\ & 40 \end{aligned}$ |  |  |  |
| $\mathrm{V}_{\mathrm{EE}}$ | 50 Hz to 3.4 kHz | $\begin{aligned} & 20 \\ & 25 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ |  |  |  |
|  | 3.4 kHz to 50 kHz | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  |  |  |
| $\mathrm{V}_{\text {BAT }}$ | 50 Hz to 3.4 kHz | $\begin{aligned} & 27 \\ & 30 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ |  |  |  |
|  | 3.4 kHz to 50 kHz | $\begin{aligned} & 20 \\ & 25 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ |  |  |  |

## Off-Hook Detector

| Current threshold accuracy | $\mathrm{I}_{\mathrm{DET}}=365 / \mathrm{R}_{\mathrm{D}}$ Nominal | -20 |  | +20 | \% |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ground-Key Detector Thresholds, Active State, BAT = -48 V (See Test Circuit F) |  |  |  |  |  |  |
| Ground-key resistance threshold | B(RING) to GND | 2.0 | 5.0 | 10.0 | k $\Omega$ |  |
| Ground-key current threshold | B(RING) to GND |  | 9 |  | mA | 8 |
|  | Midpoint to GND |  | 9 |  |  |  |
| Ring-Trip Detector Input |  |  |  |  |  |  |
| Bias current |  | -5 | -0.05 |  | $\mu \mathrm{A}$ |  |
| Offset voltage | Source resistance $0 \Omega$ to $2 \mathrm{M} \Omega$ | -50 | 0 | +50 | mV | 12 |
| Logic Inputs (C4-C1, E0, E1, and CHCLK) |  |  |  |  |  |  |
| Input High voltage |  | 2.0 |  |  | V |  |
| Input Low voltage |  |  |  | 0.8 |  |  |
| Input High current | All inputs except E1 | -75 |  | 40 | $\mu \mathrm{A}$ |  |
| Input High current | Input E1 | -75 |  | 45 |  |  |
| Input Low current |  | -0.4 |  |  | mA |  |

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Output (DET) |  |  |  |  |  |  |
| Output Low voltage | $\mathrm{IOUT}=0.8 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| Output High voltage | $\mathrm{I}_{\text {OUT }}=-0.1 \mathrm{~mA}$ | 2.4 |  |  |  |  |
| Relay Driver Outputs (RINGOUT, TESTOUT) |  |  |  |  |  |  |
| On voltage | 50 mA source | BGND - 2 | BGND -. 95 |  | V |  |
| Off leakage |  |  | 0.5 | 100 | $\mu \mathrm{A}$ |  |
| Clamp voltage | 50 mA sink | $\mathrm{Q}_{\text {BAT }}{ }^{-2}$ |  |  | V |  |

## RELAY DRIVER SCHEMATICS



## SWITCHING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Temperature Range | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| *tgkde | E1 Low to $\overline{\mathrm{DET}} \operatorname{High}(\mathrm{E} 0=1)$ <br> E1 Low to $\overline{\mathrm{DET}}$ Low $(E 0=1)$ | Ground-Key Detect state $\mathrm{R}_{\mathrm{L}}$ open, $\mathrm{R}_{\mathrm{G}}$ connected (See Figure H) | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 3.8 \\ & 4.0 \\ & \\ & 1.1 \\ & 1.6 \end{aligned}$ | $\mu \mathrm{s}$ | 4 |
| tgkdd | E0 High to $\overline{\mathrm{DET}}$ Low (E1 = 0) |  | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 1.1 \\ & 1.6 \end{aligned}$ |  |  |
| tgkd0 | E0 Low to $\overline{\mathrm{DET}}$ High (E1 = 0) |  | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 3.8 \\ & 4.0 \end{aligned}$ |  |  |
| *tshde | E1 High to $\overline{\mathrm{DET}}$ Low $(E 0=1)$ <br> E1 High to $\overline{\text { DET }}$ High (E0 = 1) | Switchhook Detect state $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{R}_{\mathrm{G}}$ open (See Figure $G$ ) | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 1.2 \\ & 1.7 \\ & 3.8 \\ & 4.0 \end{aligned}$ |  |  |
| *tshdd | E0 High to $\overline{\mathrm{DET}}$ Low (E1 = 1) |  | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 1.1 \\ & 1.6 \end{aligned}$ |  |  |
| *tshd0 | E0 Low to $\overline{\mathrm{DET}}$ High (E1 = 1) |  | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 3.8 \\ & 4.0 \end{aligned}$ |  |  |

## Note:

E1 is internally connected to a logical 0.

## SWITCHING WAVEFORMS



## E0 to $\overline{\mathrm{DET}}$



Notes:

* E1 is internally connected to a logical 0.

1. All delays measured at 1.4 V level.

## Notes:

1. Unless otherwise noted, test conditions are $B A T=-48 \mathrm{~V}, V_{C C}=+5 \mathrm{~V}, V_{E E}=-5 \mathrm{~V}, R_{L}=600 \Omega, C_{H P}=0.22 \mu F$, $R_{D C 1}=R_{D C 2}=20 \mathrm{k} \Omega, C_{D C}=0.1 \mu F, R_{d}=51.1 \mathrm{k} \Omega$, no fuse resistors, two-wire $A C$ output impedance, programming impedance $\left(Z_{T}\right)=600 \mathrm{k} \Omega$ resistive, receive input summing impedance $\left(Z_{R X}\right)=300 \mathrm{k} \Omega$ resistive. (See Table 2 for component formulas.)
2. Overload level is defined when $T H D=1 \%$.
3. Balance return signal is the signal generated at $V_{T X}$ by $V_{R X}$. This specification assumes that the two-wire $A C$ load impedance matches the impedance programmed by $Z_{T}$.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. These tests are performed with a longitudinal impedance of $90 \Omega$ and metallic impedance of $300 \Omega$ for frequencies below 12 kHz and $135 \Omega$ for frequencies greater than 12 kHz . These tests are extremely sensitive to circuit board layout.
6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
7. When the SLIC is in the anti-sat 2 operating region, this parameter is degraded. The exact degradation depends on system design. The anti-sat 2 region occurs at high loop resistances when $\left|V_{B A T}\right|-\left|V_{A X}-V_{B X}\right|$ is less than 14 V .
8. Midpoint is defined as the connection point between two $300 \Omega$ series resistors connected between $A(T I P)$ and $B(R I N G)$.
9. Fundamental and harmonics from 256 kHz switch-regulator chopper are not included.
10. Calculate loop-current limit using the following equations:

In OHT state: $\quad \mathrm{I}_{\text {LIMIT }}=0.5 \frac{\mathrm{~V}_{\text {APPARENT }}}{\mathrm{R}_{\text {FEED }}}$
In Active state: $\quad \mathrm{I}_{\text {LIMIT }}=0.8 \frac{\mathrm{~V}_{\text {APPARENT }}}{\mathrm{R}_{\text {FEED }}}$
11. Assumes the following $Z_{T}$ network:

12. Tested with $0 \Omega$ source impedance. $2 M \Omega$ is specified for system design purposes only.
13. Group delay can be considerably reduced by using a $Z_{T}$ network such as that shown in Note 11 above. The network reduces the group delay to less than $2 \mu \mathrm{~s}$. The effect of group delay on linecard performance may be compensated for by using QSLAC ${ }^{T M}$ or DSLAC ${ }^{T M}$ devices.

Table 1. SLIC Decoding

|  |  |  |  |  | $\overline{\text { DET Output }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| State | C3 | C2 |  | Two-Wire Status | $\begin{aligned} E 0 & =1^{*} \\ E 1 & =0 \end{aligned}$ | $\begin{aligned} E 0 & =1^{*} \\ E 1 & =1 \end{aligned}$ |
| 0 | 0 | 0 | 0 | Open Circuit | Ring trip | Ring trip |
| 1 | 0 | 0 | 1 | Ringing | Ring trip | Ring trip |
| 2 | 0 | 1 | 0 | Active | Loop detector | Ground key |
| 3 | 0 | 1 | 1 | On-hook TX (OHT) | Loop detector | Ground key |
| 4 | 1 | 0 | 0 | Tip Open | Loop detector | - |
| 5 | 1 | 0 | 1 | Reserved | Loop detector | - |
| 6 | 1 | 1 | 0 | Active Polarity Reversal | Loop detector | Ground key |
| 7 | 1 | 1 | 1 | OHT Polarity Reversal | Loop detector | Ground key |

## Note:

* A logic Low on EO disables the $\overline{D E T}$ output into the Open Collector state.

Table 2. User-Programmable Components

| $\mathrm{Z}_{\mathrm{T}}=1000\left(\mathrm{Z}_{2 \mathrm{WIN}}-2 \mathrm{R}_{\mathrm{F}}\right)$ | $Z_{T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{F}$, and $Z_{2 W I N}$ is the desired 2-wire AC input impedance. When computing $Z_{T}$, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
| :---: | :---: |
| $\mathrm{Z}_{\mathrm{RX}}=\frac{\mathrm{Z}_{\mathrm{L}}}{\mathrm{G}_{42 \mathrm{~L}}} \bullet \frac{1000 \bullet \mathrm{Z}_{\mathrm{T}}}{\mathrm{Z}_{\mathrm{T}}+1000\left(\mathrm{Z}_{\mathrm{L}}+2 \mathrm{R}_{\mathrm{F}}\right)}$ | $Z_{R X}$ is connected from VRX to the $R S N$ pin, $Z_{T}$ is defined above, and $G_{42 L}$ is the desired receive gain. |
| $\begin{aligned} & \mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}=50\left(\mathrm{R}_{\mathrm{FEED}}-2 \mathrm{R}_{\mathrm{F}}\right) \\ & \mathrm{C}_{\mathrm{DC}}=1.5 \mathrm{~ms} \bullet \frac{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}}{\mathrm{R}_{\mathrm{DC} 1} \bullet \mathrm{R}_{\mathrm{DC} 2}} \end{aligned}$ | $R_{D C 1}, R_{D C 2}$, and $C_{D C}$ form the network connected to the RDC pin. $R_{D C 1}$ and $R_{D C 2}$ are approximately equal. |
| $\mathrm{R}_{\mathrm{D}}=\frac{365}{\mathrm{I}_{\mathrm{T}}}, \quad \mathrm{C}_{\mathrm{D}}=\frac{0.5 \mathrm{~ms}}{\mathrm{R}_{\mathrm{D}}}$ | $R_{D}$ and $C_{D}$ form the network connected from RD to $-5 V$ and $I_{T}$ is the threshold current between on hook and off hook. |

DC FEED CHARACTERISTICS


Notes:
Notes:

1. Constant-resistance feed region: $\mathrm{V}_{\mathrm{AB}}=50-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{R}_{\mathrm{DC}}}{50}\right)$
2. Anti-sat-1 turn-on:

$$
\mathrm{V}_{\mathrm{AB}}=31.8 \mathrm{~V}
$$

3. Anti-sat-2 turn-on:

$$
\mathrm{V}_{\mathrm{AB}}=1.077\left|\mathrm{~V}_{\mathrm{BAT}}\right|-12.538
$$

4. Open circuit voltage:

$$
\begin{aligned}
\mathrm{AB} & =0.377\left|\mathrm{~V}_{\mathrm{BAT}}\right|+20.48, & & \left|\mathrm{~V}_{\mathrm{BAT}}\right|<50.2 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{AB}} & =39.39 \mathrm{~V} & & \left|\mathrm{~V}_{\mathrm{BAT}}\right| \geq 50.2 \mathrm{~V}
\end{aligned}
$$

5. Anti-sat-1 region:

$$
\mathrm{V}_{\mathrm{AB}}=39.39-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{R}_{\mathrm{DC}}}{118.3}\right)
$$

6. Anti-sat-2 region:

$$
{ }_{\mathrm{AB}}=0.377\left|\mathrm{~V}_{\mathrm{BAT}}\right|+20.48-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{R}_{\mathrm{DC}}}{200}\right)
$$

7. Current Limit:

$$
\begin{array}{ll}
\text { Active state, } & \mathrm{I}_{\mathrm{L}}=0.8\left(\frac{2500}{\mathrm{R}_{\mathrm{DC}}}\right) \\
\text { OHT state, } & \mathrm{I}_{\mathrm{L}}=0.5\left(\frac{2500}{\mathrm{R}_{\mathrm{DC}}}\right)
\end{array}
$$

a. $\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\left(\mathrm{V}_{\mathrm{AB}}\right)$ Voltage vs. Loop Current (Typical)

## DC FEED CHARACTERISTICS (continued)




Feed resistance programmed by $R_{D C 1}$ and $R_{D C 2}$
c. Feed Programming

Figure 1. DC Feed Characteristics

## TEST CIRCUITS

$$
\mathrm{I}_{\mathrm{L} 2-4}=-20 \log \left(\mathrm{~V}_{\mathrm{TX}} / \mathrm{V}_{\mathrm{AB}}\right)
$$

## A. Two- to Four-Wire Insertion Loss


C. Longitudinal Balance

B. Four- to Two-Wire Insertion Loss and Balance Return Signal
 characteristic impedance of the line).
$R_{L}=-20 \log \left(2 V_{M} / V_{S}\right)$
D. Two-Wire Return Loss Test Circuit

TEST CIRCUITS (continued)

E. Single-Frequency Noise

G. Loop-Detector Switching


Current Feed or Ground Key
F. Ground-Key Detection

H. Ground-Key Switching

## PHYSICAL DIMENSION

## PL032



## REVISION SUMMARY

## Revision B to Revision C

- Minor changes were made to the data sheet style and format to conform to AMD standards.


## Revision C to Revision D

- In the Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."
- Minor changes were made to the data sheet style and format to conform to AMD standards.


## Revision D to Revision E

- The physical dimension (PL032) was added to the Physical Dimension section.
- Deleted the Ceramic DIP and Plastic DIP parts (Am79571 and Am79573) and references to them.
- Updated the Pin Description table to correct inconsistencies.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

## © 1999 Advanced Micro Devices, Inc. <br> All rights reserved.

## Trademarks

AMD, the AMD logo, and combinations thereof, and DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

