To all our customers

Regarding the change of names mentioned in the document, such as
Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were
transferred to Renesas Technology Corporation on April 1st 2003.
These operations include microcomputer, logic, analog and discrete devices,
and memory chips other than DRAMs (flash memory, SRAMs etc.)
        Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors,
and other Hitachi brand names are mentioned in the document, these names
have in fact all been changed to Renesas Technology Corp.
        Thank you for your understanding. Except for our corporate trademark,
logo and corporate statement, no changes whatsoever have been made to the
contents of the document, and these changes do not constitute any alteration
to the contents of the document itself.

Renesas Technology Home Page: www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

RENESAS
Renesas Technology Corp.

Hitachi Single-Chip Microcomputer
H8/3437 Series

H8/3437
HD6473437, HD6433437

H8/3436
HD6433436

H8/3434
HD6473434, HD6433434

H8/3437W
HD6433437W

H8/3436W
HD6433436W

H8/3434W
HD6433434W

H8/3437F-ZTAT™
HD64F3437

H8/3437SF-ZTAT™
HD64F3437S

H8/3434F-ZTAT™
HD64F3434

Hardware Manual

HITACHI

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.

2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.

3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.

4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.

5. This product is not designed to be radiation resistant.

6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.

7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

General Precautions on Handling of Product

1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.
   The NC (not connected) pins are either not connected to any of the internal circuitry or are they are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.
   Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.
   The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.
   The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

HITACHI

HITACHI

Preface

The H8/3437 Series is a high-performance single-chip microcomputer that integrates peripheral functions necessary for system configuration with an H8/300 CPU featuring a 32-bit internal architecture as its core.

On-chip peripheral functions include ROM, RAM, four kinds of timers, a serial communication interface (SCI), host interface (HIF), keyboard controller, D/A converter, A/D converter, and I/O ports, enabling the H8/3437 Series to be used as a microcontroller for embedding in high-speed control systems. Flash memory (F-ZTAT™*), PROM (ZTAT®*), and mask ROM are available as on-chip ROM, enabling users to respond quickly and flexibly to changing application specifications and the demands of the transition from initial to full-fledged volume production.

Note: * F-ZTAT is a trademark of Hitachi, Ltd.
      ZTAT is a registered trademark of Hitachi, Ltd.

Intended Readership: This manual is intended for users undertaking the design of an application system using a H8/3437 Series microcomputer. Readers using this manual require a basic knowledge of electrical circuits, logic circuits, and microcomputers.

Purpose: The purpose of this manual is to give users an understanding of the hardware functions and electrical characteristics of the H8/3437 Series. Details of execution instructions can be found in the H8/300 Series Programming Manual, which should be read in conjunction with the present manual.

Using this Manual:

- For an overall understanding of the H8/3437 Series' functions

  Follow the Table of Contents. This manual is broadly divided into sections on the CPU, system control functions, peripheral functions, and electrical characteristics.

- For a detailed understanding of CPU functions

  Refer to the separate publication H8/300 Series Programming Manual.

- For a detailed description of a register's function when the register name is known.

  Information on addresses, bit contents, and initialization is summarized in Appendix B, Internal I/O Register.

  Note on bit notation: Bits are shown in high-to-low order from left to right.

Related Material: The latest information is available at our Web Site. Please make sure that you have the most up-to-date information available.
http://www.hitachisemiconductor.com/

HITACHI

User's Manuals on the H8/3437 Series:

Manual Title	ADE No.
H8/3437 Series Hardware Manual	This manual
H8/300 Series Programming Manual	ADE-602-025

Users manuals for development tools:

Manual Title	ADE No.
C/C++ Compiler, Assembler, Optimized Linkage Editor User's Manual	ADE-702-247
Simulator Debugger Users Manual	ADE-702-282
Hitachi Debugging Interface Users Manual	ADE-702-161
Hitachi Embedded Workshop Users Manual	ADE-702-201
H8S, H8/300 Series Hitachi Embedded Workshop, Hitachi Debugging Interface Users Manual	ADE-702-231

HITACHI

Notes on S-Mask Model
(Single-Power-Supply Specification)

There are two versions of the H8/3437F with on-chip flash memory: a dual-power-supply version and a single-power-supply (S-mask) version. Points to be noted when using the H8/3437F single-power-supply S-mask model are given below.

1. Notes on Voltage Application

12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.

The flash memory programming power supply for the S-mask model (single-power-supply specification) is V_{CC}. The programming power supply for the dual-power-supply model is the FV_{PP} pin (12 V), but the single-power-supply model (S-mask model) does not have an FV_{PP} pin.

Also, in boot mode, 12 V has to be applied to the MD_1 pin in the dual-power-supply model, but 12 V application is not necessary in the single-power-supply model (S-mask model).

The maximum rating of the MD_1 pin is V_{CC} +0.3 V. Applying a voltage in excess of the maximum rating will permanently damage the device.

Do not select the HN28F101 programmer setting for the S-mask model (single-power-supply specification). If this setting is made by mistake, 12 V will be applied to the STBY pin, possibly causing permanent damage to the device.

When using a PROM programmer to program the on-chip flash memory in the S-mask model (single-power-supply specification), use a PROM programmer that supports Hitachi microcomputer devices with 64-kbyte on-chip flash memory. Also, only use the specified socket adapter. Using the wrong PROM programmer or socket adapter may damage the device.

The following PROM programmers support the S-mask model (single-power-supply specification).

DATA I/O: UNISITE, 2900, 3900, etc.
Minato: 1892, 1891, 1890, etc.

HITACHI

2. Product Type Names and Markings

Table 1 shows examples of product type names and markings for the H8/3437F (dual-power-supply specification) and H8/3437SF (single-power-supply specification), and the differences in flash memory programming power supply.

Table 1   Differences in H8/3437F and H8/3437F S-Mask Model Markings

	Dual-Power-Supply Model: H8/3437F	Single-Power-Supply Model: H8/3437F S-Mask Model
Product type name	HD64F3437F16/TF16	HD64F3437SF16/TF16
Sample markings	◎ H8/3437 8M3 HD 64F3437F16 JAPAN	◎ H8/3437 8M3 HD S 64F3437F16 JAPAN "S" is printed above the type name
Flash memory programming power supply	V_{PP} power supply (12.0 V ±0.6 V)	V_{CC} power supply (5.0 V ±10%)

HITACHI

3. Differences in S-Mask Model

Table 2 shows the differences between the H8/3437F (dual-power-supply specification) and H8/3437SF (single-power-supply specification).

**Table 2 Differences between H8/3437F and H8/3437F S-Mask Model**

| Item	Dual-Power-Supply Model: H8/3437F	Single-Power-Supply Model: H8/3437F S-Mask Model
Program/ erase voltage	12 V must be applied from off-chip V_{PP} (12.0 V ±0.6 V)	12 V application not required V_{CC} single-power-supply programming V_{CC} (5.0 V ±10%)
FV_{PP} (FWE) pin function	Dual function as FV_{PP} power supply and STBY function	No programming control pin
Programming modes	• Writer mode • On-board — Boot mode — User programming mode	(See section 21 for the use of these modes)
Operating modes allowing on-board programming	• Writer mode • Boot mode • User programming mode	(See section 21 for the use of these modes)
On-board programming unit	1-byte-unit programming	32-byte-unit programming
Programming with PROM programmer	Select Hitachi stand-alone flash memory HN28F101 setting	Special programming mode setting required. Use of PROM programmer that supports Hitachi microcomputer device types with 64-kbyte on-chip flash memory. (128-byte-unit fast page programming)
Boot mode setting method	Reset release after MD_1 = FV_{PP}/STBY = 12 V application	<table><tr><td>Pin</td><td>MD_1</td><td>MD_0</td><td>$P9_2$</td><td>$P9_1$</td><td>$P9_0$</td></tr><tr><td>Setting level</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table> Reset release after above pin settings
User program mode setting method	FV_{PP} = 12 V application	Control bits set by software

HITACHI

Item	Dual-Power-Supply Model: H8/3437F	Single-Power-Supply Model: H8/3437F S-Mask Model
Programming mode timing	tMDS: 4tcyc (min.)	tMDS: 4tcyc (min.)
Prewrite processing	Required before erasing	Not required
Programming processing	Block corresponding to programming address must be set in EBR1/EBR2 registers before programming	Settings at left not required
EBR register configuration	EBR1, EBR2	EBR2
Memory map (block configuration)	SB0 (128 bytes) SB1 (128 bytes) SB2 (128 bytes) SB3 (128 bytes) SB4 (512 bytes) SB5 (1 kbyte) SB6 (1 kbyte) SB7 (1 kbyte) LB0 (4 kbytes) LB1(8 kbytes) LB2 (8 kbytes) LB3 (8 kbytes) LB4 (8 kbytes) LB5 (8 kbytes) LB6 (12 kbytes) LB7 (2 kbytes) 60 kbytes	EB0 (1 kbyte) EB1 (1 kbyte) EB2 (1 kbyte) EB3 (1 kbyte) EB4 (24 kbytes) EB5 (16 kbytes) EB6 (12 kbytes) EB7 (2 kbytes) 60 kbytes
Reset during operation	Drive $\overline{RES}$ pin low for at least 10 system clock cycles (10ø). ($\overline{RES}$ pulse width t_{RESW} = min. $10t_{cyc}$)	Drive $\overline{RES}$ pin low for at least 20 system clock cycles (20ø). ($\overline{RES}$ pulse width t_{RESW} = min. $20t_{cyc}$)

HITACHI

Item	Dual-Power-Supply Model: H8/3437F	Single-Power-Supply Model: H8/3437F S-Mask Model

MDCR

Dual-Power-Supply Model:

7	6	5	4	3	2	1	0
—	—	—	—	—	—	MDS1	MDS0

Single-Power-Supply Model:

7	6	5	4	3	2	1	0
EXPE	—	—	—	—	—	MDS1	MDS0

Bit 7: Expanded mode enable (EXPE)

WSCR

Dual-Power-Supply Model:

7	6	5	4	3	2	1	0
RAMS	RAM0	CKDBL	—	WMS1	WMS0	WC1	WC0

Single-Power-Supply Model:

7	6	5	4	3	2	1	0
—	—	CKDBL	FLSHE	WMS1	WMS0	WC1	WC0

Bit 4: Flash memory control register enable (FLSHE)

FLMCR1

Dual-Power-Supply Model:

7	6	5	4	3	2	1	0
V_{PP}	—	—	—	EV	PV	E	P

Single-Power-Supply Model:

7	6	5	4	3	2	1	0
FWE	SWE	—	—	EV	PV	E	P

Bit 7: Flash write enable (FWE)
Bit 6: Software write enable (SWE)

FLMCR2

Dual-Power-Supply Model: —

Single-Power-Supply Model:

7	6	5	4	3	2	1	0
FLER	—	—	—	—	—	ESU	PSU

Bit 7: Flash memory error (FLER)
Bit 1: Erase setup (ESU)
Bit 0: Program setup (PSU)

EBR1

Dual-Power-Supply Model:

7	6	5	4	3	2	1	0
LB7	LB6	LB5	LB4	LB3	LB2	LB1	LB0

Single-Power-Supply Model: —

This address is not used.

EBR2

Dual-Power-Supply Model:

7	6	5	4	3	2	1	0
SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0

Single-Power-Supply Model:

7	6	5	4	3	2	1	0
EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0

Erase block register (EBR2)
EB0 (1 kbyte):   H'0000 to H'03FF
EB1 (1 kbyte):   H'0400 to H'07FF
EB2 (1 kbyte):   H'0800 to H'0BFF
EB3 (1 kbyte):   H'0C00 to H'0FFF
EB4 (28 kbytes): H'1000 to H'7FFF
EB5 (16 kbytes): H'8000 to H'BFFF
EB6 (12 kbytes): H'C000 to H'EF7F
EB7 (2 kbytes):   H'EF00 to H'F77F

Details concerning flash memory	See section 20, ROM (Dual-Power-Supply 60-Kbyte Flash Memory Version)	See section 21, ROM (Single-Power-Supply 60-Kbyte Flash Memory Version)
Electrical characteristics	See section 23, Electrical Characteristics	See section 23, Electrical Characteristics
Registers	See Appendix B, Registers	See Appendix B, Registers

HITACHI

Table 3 shows differences in the development environments of the H8/3437F (dual-power-supply specification) and H8/3437SF (single-power-supply specification).

Table 3 H8/3437F and H8/3437F S-Mask Model Development Environments

Item		Dual-Power-Supply Model: H8/3437F	Single-Power-Supply Model: H8/3437F S-Mask Model
E6000 emulator	Emulator unit	Hitachi HS3008EPI60H	Hitachi HS3008EPI60H
	User cable	Hitachi HS3437ECH61H	Hitachi HS3437ECH61H
Programming socket adapter		Hitachi HS3434ESHF1H	Minato DATA I/O
Adapter board		Hitachi HS0008EASF1H/2H	Hitachi HS0008EASF3H
Windows interface software		Hitachi HS6400FWIW2SF	Hitachi HS6400FWIW2SF

Table 4 shows differences in the pin settings of the H8/3437F (dual-power-supply specification) and H8/3437SF (single-power-supply specification).

Table 4 H8/3437F and H8/3437F S-Mask Model Pin Settings

Item	Dual-Power-Supply Model: H8/3437F	Single-Power-Supply Model: H8/3437F S-Mask Model
Boot mode		
User programming mode		There are no state transitions due to pin states. Transitions should be implemented by means of register settings by software.

HITACHI

List of Items Revised or Added for This Version

Section	Page	Item	Description (see Manual for details)
Notes on S-Mask Model (Single-Power-Supply Specification)		Table 1 Differences in H8/3437F and H8/3437F S-Mask Model Markings	Single-Power-Supply Model: H8/3437F S-mask model sample marking amended
1.1 Overview	3	Table 1.1 Features	"Other features" specifications amended.
	4		H8/3434F-ZTAT ROM amended in "Series Lineup" specifications.
			Notes 1 and 3 deleted
1.3.1 Pin Arrangement	6	Figure 1.2 Pin Arrangement (FP-100B, TFP-100B, Top View)	Rotated 90 degrees to the left, so that pin 1 is at the bottom left.
6.2.2 Oscillator Circuit (H8/3437SF)	95 to 99		Added
12.3.2 Asynchronous Mode	264	Figure 12.5 Sample Flowchart for Transmitting Serial Data	Flowchart amended. Procedure 1 description added.
Section 13 I^{2}C Bus Interface [Option]	283		Descriptions 1 and 3 deleted
13.4 Application Notes	311 to 315	• Note on Issuance of Retransmission Start Condition • Note on Issuance of Stop Condition • Countermeasure • Additional Note • Precautions when Clearing the IRIC Flag when Using the Wait Function	Added
15.6 Application Notes	354	Figure 15.10 Example of Analog Input Circuit	Figure amended
18.3.2 Notes on Programming	373		(1) description added.
19.6.1 Writer Mode Setting	418		Description amended

HITACHI

Section	Page	Item	Description (see Manual for details)
21.1.7 Flash Memory Operating Modes	504	Figure 21.2 Flash Memory Related State Transitions	"SWE" amended to "FLSHE".
	505	Figure 21.3 Boot Mode	Procedure 2 amended.
	506	Figure 21.4 User Programming Mode (Example)	Procedure 2 amended.
21.2.3 Erase Block Register 2 (EBR2)	511		Bit 7 * and Note description added.
21.3.1 Boot Mode	516	RAM Area Allocation in Boot Mode	Description amended.
	517	Figure 21.9 RAM Areas in Boot Mode	Amended
		Notes on Use of Boot Mode	5 description amended.
21.4 to 21.4.4	520 to 524		Entire description amended.
21.5.1 Writer Mode Setting	528		* and Note description added.
21.5.3 Operation in Writer Mode	538	Figure 21.22 Status Read Mode Timing Waveforms	Note amended
		Table 21.19 Status Read Mode Return Codes	
21.6 Flash Memory Programming and Erasing Precautions	540	(1) Program with the specified voltage and timing	Description amended.
	541	Table 21.22 Area Accessed in Each Mode with FLSHE = 0 and FLSHE = 1	FLSHE = 1 mode 2 amended
22.3.5 Application Note			2 description deleted.
23 Electrical Characteristics	553 to 604		Heading number amended
23.3 Electrical Characteristics (H8/3437SF Low-Voltage Version)	579		Entire description newly added.
B.2 Function	665	I^{2}C Bus Control Register Bit 2 to 0: I^{2}C Transfer Rate Select	Table amended and note added

HITACHI

Contents

HITACHI

HITACHI

HITACHI

iv

HITACHI

v

HITACHI

HITACHI

vii

HITACHI

HITACHI

ix

HITACHI

x

HITACHI

HITACHI

HITACHI

HITACHI

xiv

HITACHI

Section 1   Overview

1.1   Overview

The H8/3437 Series of single-chip microcomputers features an H8/300 CPU core and a complement of on-chip supporting modules implementing a variety of system functions.

The H8/300 CPU is a high-speed processor with an architecture featuring powerful bit-manipulation instructions, ideally suited for realtime control applications. The on-chip supporting modules implement peripheral functions needed in system configurations. These include ROM, RAM, four types of timers (a 16-bit free-running timer, 8-bit timers, PWM timers, and a watchdog timer), a serial communication interface (SCI), an I^2C bus interface [option], a host interface (HIF), an A/D converter, a D/A converter, and I/O ports.

The H8/3437 Series can operate in single-chip mode or in two expanded modes, depending on the requirements of the application.

Besides the mask-ROM versions of the H8/3437 Series, there are ZTAT™[*1] versions with on-chip PROM, and an F-ZTAT™[*2] version with on-chip flash memory. The F-ZTAT™ version can be programmed or reprogrammed on-board in application systems.

Notes: *1 ZTAT™ (zero turn-around time) is a trademark of Hitachi, Ltd.
       *2 F-ZTAT™ (flexible-ZTAT) is a trademark of Hitachi, Ltd.

      The guaranteed voltage range is different for the F-ZTAT LH version.

	LH Version	General Version
V_{CC}	3.0 V to 5.5 V	2.7 V to 5.5 V
AV_{CC}		

Table 1.1 lists the features of the H8/3437 Series.

1

HITACHI

Table 1.1   Features

Item	Specification
CPU	Two-way general register configuration • Eight 16-bit registers, or • Sixteen 8-bit registers High-speed operation • Maximum clock rate (ø clock): 16 MHz at 5 V, 12 MHz at 4 V or 10 MHz at 3 V • 8- or 16-bit register-register add/subtract: 125 ns (16 MHz), 167 ns (12 MHz), 200 ns (10 MHz) • 8 × 8-bit multiply: 875 ns (16 MHz), 1167 ns (12 MHz), 1400 ns (10 MHz) • 16 ÷ 8-bit divide: 875 ns (16 MHz), 1167 ns (12 MHz), 1400 ns (10 MHz) Streamlined, concise instruction set • Instruction length: 2 or 4 bytes • Register-register arithmetic and logic operations • MOV instruction for data transfer between registers and memory Instruction set features • Multiply instruction (8 bits × 8 bits) • Divide instruction (16 bits ÷ 8 bits) • Bit-accumulator instructions • Register-indirect specification of bit positions
Memory	• H8/3437: 60-kbyte ROM; 2-kbyte RAM • H8/3436: 48-kbyte ROM; 2-kbyte RAM • H8/3434: 32-kbyte ROM; 1-kbyte RAM
16-bit free-running timer (1 channel)	• One 16-bit free-running counter (can also count external events) • Two output-compare lines • Four input capture lines (can be buffered)
8-bit timer (2 channels)	Each channel has • One 8-bit up-counter (can also count external events) • Two time constant registers
PWM timer (2 channels)	• Duty cycle can be set from 0 to 100% • Resolution: 1/250
Watchdog timer (WDT) (1 channel)	• Overflow can generate a reset or NMI interrupt • Also usable as interval timer

2

HITACHI

Item	Specification
Serial communication interface (SCI) (2 channels)	• Asynchronous or synchronous mode (selectable) • Full duplex: can transmit and receive simultaneously • On-chip baud rate generator
I^2C bus interface (1 channel) [option]	• Conforms to Philips I^2C bus interface • Includes single master mode and slave mode
Host interface (HIF)	• 8-bit host interface port • Three host interrupt requests ($HIRQ_1$, $HIRQ_{11}$, $HIRQ_{12}$) • Regular and fast A_{20} gate output • Two register sets, each with two data registers and a status register
Keyboard controller	• Controls a matrix-scan keyboard by providing a keyboard scan function with wake-up interrupts and sense ports
A/D converter	• 10-bit resolution • Eight channels: single or scan mode (selectable) • Start of A/D conversion can be externally triggered • Sample-and-hold function
D/A converter	• 8-bit resolution • Two channels
I/O ports	• 74 input/output lines (16 of which can drive LEDs) • 8 input-only lines
Interrupts	• Nine external interrupt lines: $\overline{NMI}$, $\overline{IRQ_0}$ to $\overline{IRQ_7}$ • 26 on-chip interrupt sources
Wait control	• Three selectable wait modes
Operating modes	• Expanded mode with on-chip ROM disabled (mode 1) • Expanded mode with on-chip ROM disabled (mode 1) • Single-chip mode (mode 3)
Power-down modes	• Sleep mode • Software standby mode • Hardware standby mode
Other features	• On-chip clock pulse generator

HITACHI

Item	Specification

Series lineup

Product Name	Part Number 5-V Version (16 MHz) 4-V Version (12 MHz)	3-V Version (10 MHz)	Package	ROM
H8/3437 F-ZTAT	HD64F3437F16	HD64F3437F16	100-pin QFP (FP-100B)	Flash memory (dual-power-supply product)
	HD64F3437FLH16	HD64F3437FLH16		
	HD64F3437TF16	HD64F3437TF16	100-pin TQFP (TFP-100B)	
	HD64F3437TFLH16	HD64F3437TFLH16		
	HD64F3437SF16	HD64F3437SF16	100-pin QFP (FP-100B)	Flash memory (single-power-supply product)
	HD64F3437STF16	HD64F3437STF16	100-pin TQFP (TFP-100B)	
H8/3437 ZTAT	HD6473437F16	HD6473437F16	100-pin QFP (FP-100B)	PROM
	HD6473437TF16	HD6473437TF16	100-pin TQFP (TFP-100B)	
H8/3437	HD6433437F16 HD6433437F12	HD6433437VF10	100-pin QFP (FP-100B)	Mask ROM
	HD6433437TF16 HD6433437TF12	HD6433437VTF10	100-pin TQFP (TFP-100B)	
H8/3436	HD6433436F16 HD6433436F12	HD6433436VF10	100-pin QFP (FP-100B)	Mask ROM
	HD6433436TF16 HD6433436TF12	HD6433436VTF10	100-pin TQFP (TFP-100B)	
H8/3434 F-ZTAT	HD64F3434F16	HD64F3434F16	100-pin QFP (FP-100B)	Flash memory (dual-power-supply product)
	HD64F3434FLH16	HD64F3434FLH16		
	HD64F3434TF16	HD64F3434TF16	100-pin TQFP (TFP-100B)	
	HD64F3434TFLH16	HD64F3434TFLH16		
H8/3434 ZTAT	HD6473434F16	HD6473434F16	100-pin QFP (FP-100B)	PROM
	HD6473434TF16	HD6473434TF16	100-pin TQFP (TFP-100B)	
H8/3434	HD6433434F16 HD6433434F12	HD6433434VF10	100-pin QFP (FP-100B)	Mask ROM
	HD6433434TF16 HD6433434TF12	HD6433434VTF10	100-pin TQFP (TFP-100B)	

The I^2C bus interface is an available option. Please note the following points regarding this option.

In mask ROM versions, chips featuring the I^2C bus interface include a W in the part number.

Example: HD6433437WTF, HD6433434WF, etc.

4

HITACHI

1.2　Block Diagram

Figure 1.1 shows a block diagram of the H8/3437 Series.

Figure 1.1　Block Diagram

	H8/3437	**H8/3436**	**H8/3434**
ROM	60 kbytes	48 kbytes	32 kbytes
RAM	2 kbytes	2 kbytes	1 kbyte

Memory Sizes

HITACHI

1.3 Pin Assignments and Functions

1.3.1 Pin Arrangement

Figure 1.2 shows the pin arrangement of the FP-100B and TFP-100B packages.

Note: * In the S-mask model (single-power-supply model), pin 8 functions only as the $\overline{\text{STBY}}$ pin.

Figure 1.2 Pin Arrangement (FP-100B, TFP-100B, Top View)

6

HITACHI

1.3.2 Pin Functions

Pin Assignments in Each Operating Mode: Table 1.2 lists the assignments of the pins of the FP-100B and TFP-100B packages in each operating mode.

Table 1.2 Pin Assignments in Each Operating Mode

Pin No. FP-100B, TFP-100B	Expanded Modes		Single-Chip Mode		EPROM Writer Mode	Flash Memory Writer Mode
			Mode 3			
	Mode 1	Mode 2	HIF Disabled	HIF Enabled		
1	$\overline{\text{RES}}$	$\overline{\text{RES}}$	$\overline{\text{RES}}$	$\overline{\text{RES}}$	V_{PP}	$\overline{\text{RES}}$
2	XTAL	XTAL	XTAL	XTAL	NC	XTAL
3	EXTAL	EXTAL	EXTAL	EXTAL	NC	EXTAL
4	$V_{CC}B$	$V_{CC}B$	$V_{CC}B$	$V_{CC}B$	V_{CC}	V_{CC}
5	MD_1	MD_1	MD_1	MD_1	V_{SS}	V_{SS}
6	MD_0	MD_0	MD_0	MD_0	V_{SS}	V_{SS}
7	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	EA_9	FA_9
8	$\overline{\text{STBY}}$	$\overline{\text{STBY}}/FV_{PP}$	$\overline{\text{STBY}}/FV_{PP}$	$\overline{\text{STBY}}/FV_{PP}$	V_{SS}	FV_{PP}
9	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
10	$PA_7/\overline{\text{KEYIN}}_{15}$	$PA_7/\overline{\text{KEYIN}}_{15}$	$PA_7/\overline{\text{KEYIN}}_{15}$	$PA_7/\overline{\text{KEYIN}}_{15}$	NC	NC
11	$PA_6/\overline{\text{KEYIN}}_{14}$	$PA_6/\overline{\text{KEYIN}}_{14}$	$PA_6/\overline{\text{KEYIN}}_{14}$	$PA_6/\overline{\text{KEYIN}}_{14}$	NC	NC
12	$P5_2/SCK_0$	$P5_2/SCK_0$	$P5_2/SCK_0$	$P5_2/SCK_0$	NC	NC
13	$P5_1/RxD_0$	$P5_1/RxD_0$	$P5_1/RxD_0$	$P5_1/RxD_0$	NC	NC
14	$P5_0/TxD_0$	$P5_0/TxD_0$	$P5_0/TxD_0$	$P5_0/TxD_0$	NC	NC
15	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
16	$P9_7/\overline{\text{WAIT}}/SDA$	$P9_7/\overline{\text{WAIT}}/SDA$	$P9_7/SDA$	$P9_7/SDA$	NC	V_{CC}
17	ø	ø	$P9_6/ø$	$P9_6/ø$	NC	NC
18	$\overline{\text{AS}}$	$\overline{\text{AS}}$	$P9_5$	$P9_5$	NC	FA_{16}
19	$\overline{\text{WR}}$	$\overline{\text{WR}}$	$P9_4$	$P9_4$	NC	FA_{15}
20	$PA_5/\overline{\text{KEYIN}}_{13}$	$PA_5/\overline{\text{KEYIN}}_{13}$	$PA_5/\overline{\text{KEYIN}}_{13}$	$PA_5/\overline{\text{KEYIN}}_{13}$	NC	NC
21	$PA_4/\overline{\text{KEYIN}}_{12}$	$PA_4/\overline{\text{KEYIN}}_{12}$	$PA_4/\overline{\text{KEYIN}}_{12}$	$PA_4/\overline{\text{KEYIN}}_{12}$	NC	NC
22	$\overline{\text{RD}}$	$\overline{\text{RD}}$	$P9_3$	$P9_3$	NC	$\overline{\text{WE}}$
23	$P9_2/\overline{\text{IRQ}}_0$	$P9_2/\overline{\text{IRQ}}_0$	$P9_2/\overline{\text{IRQ}}_0$	$P9_2/\overline{\text{IRQ}}_0$	$\overline{\text{PGM}}$	V_{SS}

HITACHI

| Pin No. FP-100B, TFP-100B | Expanded Modes | | Single-Chip Mode Mode 3 | | EPROM Writer Mode | Flash Memory Writer Mode |
	Mode 1	Mode 2	HIF Disabled	HIF Enabled		
24	$P9_1/\overline{IRQ_1}$ when HIF is disabled or STAC bit is 0 in STCR; $\overline{EIOW}/\overline{IRQ_1}$ when HIF is enabled and STAC bit is 1 in STCR				EA_{15}	V_{CC}
25	$P9_0/\overline{IRQ_2}/\overline{ADTRG}$ when HIF is disabled or STAC bit is 0 in STCR; $\overline{ECS_2}/\overline{IRQ_2}$ when HIF is enabled and STAC bit is 1 in STCR				EA_{16}	V_{CC}
26	$P6_0/FTCI/$ $\overline{KEYIN_0}$	$P6_0/FTCI/$ $\overline{KEYIN_0}$	$P6_0/FTCI/$ $\overline{KEYIN_0}$	$P6_0/FTCI/$ $\overline{KEYIN_0}$	NC	NC
27	$P6_1/FTOA/$ $\overline{KEYIN_1}$	$P6_1/FTOA/$ $\overline{KEYIN_1}$	$P6_1/FTOA/$ $\overline{KEYIN_1}$	$P6_1/FTOA/$ $\overline{KEYIN_1}$	NC	NC
28	$P6_2/FTIA/$ $\overline{KEYIN_2}$	$P6_2/FTIA/$ $\overline{KEYIN_2}$	$P6_2/FTIA/$ $\overline{KEYIN_2}$	$P6_2/FTIA/$ $\overline{KEYIN_2}$	NC	NC
29	$P6_3/FTIB/$ $\overline{KEYIN_3}$	$P6_3/FTIB/$ $\overline{KEYIN_3}$	$P6_3/FTIB/$ $\overline{KEYIN_3}$	$P6_3/FTIB/$ $\overline{KEYIN_3}$	V_{CC}	V_{CC}
30	$PA_3/\overline{KEYIN_{11}}$	$PA_3/\overline{KEYIN_{11}}$	$PA_3/\overline{KEYIN_{11}}$	$PA_3/\overline{KEYIN_{11}}$	NC	NC
31	$PA_2/\overline{KEYIN_{10}}$	$PA_2/\overline{KEYIN_{10}}$	$PA_2/\overline{KEYIN_{10}}$	$PA_2/\overline{KEYIN_{10}}$	NC	NC
32	$P6_4/FTIC/$ $\overline{KEYIN_4}$	$P6_4/FTIC/$ $\overline{KEYIN_4}$	$P6_4/FTIC/$ $\overline{KEYIN_4}$	$P6_4/FTIC/$ $\overline{KEYIN_4}$	V_{CC}	V_{CC}
33	$P6_5/FTID/$ $\overline{KEYIN_5}$	$P6_5/FTID/$ $\overline{KEYIN_5}$	$P6_5/FTID/$ $\overline{KEYIN_5}$	$P6_5/FTID/$ $\overline{KEYIN_5}$	NC	NC
34	$P6_6/FTOB/$ $\overline{IRQ_6}/\overline{KEYIN_6}$	$P6_6/FTOB/$ $\overline{IRQ_6}/\overline{KEYIN_6}$	$P6_6/FTOB/$ $\overline{IRQ_6}/\overline{KEYIN_6}$	$P6_6/FTOB/$ $\overline{IRQ_6}/\overline{KEYIN_6}$	NC	NC
35	$P6_7/\overline{IRQ_7}/$ $\overline{KEYIN_7}$	$P6_7/\overline{IRQ_7}/$ $\overline{KEYIN_7}$	$P6_7/\overline{IRQ_7}/$ $\overline{KEYIN_7}$	$P6_7/\overline{IRQ_7}/$ $\overline{KEYIN_7}$	NC	V_{SS}
36	AV_{ref}	AV_{ref}	AV_{ref}	AV_{ref}	V_{CC}	V_{SS}
37	AV_{CC}	AV_{CC}	AV_{CC}	AV_{CC}	V_{CC}	V_{CC}
38	$P7_0/AN_0$	$P7_0/AN_0$	$P7_0/AN_0$	$P7_0/AN_0$	NC	NC
39	$P7_1/AN_1$	$P7_1/AN_1$	$P7_1/AN_1$	$P7_1/AN_1$	NC	NC
40	$P7_2/AN_2$	$P7_2/AN_2$	$P7_2/AN_2$	$P7_2/AN_2$	NC	NC
41	$P7_3/AN_3$	$P7_3/AN_3$	$P7_3/AN_3$	$P7_3/AN_3$	NC	NC
42	$P7_4/AN_4$	$P7_4/AN_4$	$P7_4/AN_4$	$P7_4/AN_4$	NC	NC
43	$P7_5/AN_5$	$P7_5/AN_5$	$P7_5/AN_5$	$P7_5/AN_5$	NC	NC
44	$P7_6/AN_6/DA_0$	$P7_6/AN_6/DA_0$	$P7_6/AN_6/DA_0$	$P7_6/AN_6/DA_0$	NC	NC

8

HITACHI

| Pin No. | Expanded Modes | | Single-Chip Mode | | EPROM Writer Mode | Flash Memory Writer Mode |
| FP-100B, TFP-100B | | | Mode 3 | | | |
	Mode 1	Mode 2	HIF Disabled	HIF Enabled		
45	$P7_7/AN_7/DA_1$	$P7_7/AN_7/DA_1$	$P7_7/AN_7/DA_1$	$P7_7/AN_7/DA_1$	NC	NC
46	AV_{SS}	AV_{SS}	AV_{SS}	AV_{SS}	V_{SS}	V_{SS}
47	$PA_1/\overline{KEYIN_9}$	$PA_1/\overline{KEYIN_9}$	$PA_1/\overline{KEYIN_9}$	$PA_1/\overline{KEYIN_9}$	NC	NC
48	$PA_0/\overline{KEYIN_8}$	$PA_0/\overline{KEYIN_8}$	$PA_0/\overline{KEYIN_8}$	$PA_0/\overline{KEYIN_8}$	NC	NC
49	$P4_0/TMCI_0$	$P4_0/TMCI_0$	$P4_0/TMCI_0$	$P4_0/TMCI_0$	NC	NC
50	$P4_1/TMO_0$	$P4_1/TMO_0$	$P4_1/TMO_0$	$P4_1/TMO_0$	NC	NC
51	$P4_2/TMRI_0$	$P4_2/TMRI_0$	$P4_2/TMRI_0$	$P4_2/TMRI_0$	NC	NC
52	$P4_3/TMCI_1/HIRQ_{11}{}^{*1}$	$P4_3/TMCI_1/HIRQ_{11}{}^{*1}$	$P4_3/TMCI_1$	$HIRQ_{11}/TMCI_1$	NC	NC
53	$P4_4/TMO_1/HIRQ_1{}^{*1}$	$P4_4/TMO_1/HIRQ_1{}^{*1}$	$P4_4/TMO_1$	$HIRQ_1/TMO_1$	NC	NC
54	$P4_5/TMRI_1/HIRQ_{12}{}^{*1}$	$P4_5/TMRI_1/HIRQ_{12}{}^{*1}$	$P4_5/TMRI_1$	$HIRQ_{12}/TMRI_1$	NC	NC
55	$P4_6/PW_0$	$P4_6/PW_0$	$P4_6/PW_0$	$P4_6/PW_0$	NC	NC
56	$P4_7/PW_1$	$P4_7/PW_1$	$P4_7/PW_1$	$P4_7/PW_1$	NC	NC
57	$PB_7/XDB_7{}^{*2}$	$PB_7/XDB_7{}^{*2}$	PB_7	PB_7	NC	NC
58	$PB_6/XDB_6{}^{*2}$	$PB_6/XDB_6{}^{*2}$	PB_6	PB_6	NC	NC
59	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
60	A_{15}	$P2_7/A_{15}$	$P2_7$	$P2_7$	$\overline{CE}$	$\overline{CE}$
61	A_{14}	$P2_6/A_{14}$	$P2_6$	$P2_6$	EA_{14}	FA_{14}
62	A_{13}	$P2_5/A_{13}$	$P2_5$	$P2_5$	EA_{13}	FA_{13}
63	A_{12}	$P2_4/A_{12}$	$P2_4$	$P2_4$	EA_{12}	FA_{12}
64	A_{11}	$P2_3/A_{11}$	$P2_3$	$P2_3$	EA_{11}	FA_{11}
65	A_{10}	$P2_2/A_{10}$	$P2_2$	$P2_2$	EA_{10}	FA_{10}
66	A_9	$P2_1/A_9$	$P2_1$	$P2_1$	$\overline{OE}$	$\overline{OE}$
67	A_8	$P2_0/A_8$	$P2_0$	$P2_0$	EA_8	FA_8
68	$PB_5/XDB_5{}^{*2}$	$PB_5/XDB_5{}^{*2}$	PB_5	PB_5	NC	NC
69	$PB_4/XDB_4{}^{*2}$	$PB_4/XDB_4{}^{*2}$	PB_4	PB_4	NC	NC
70	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}

9

HITACHI

| Pin No. FP-100B, TFP-100B | Expanded Modes | | Single-Chip Mode Mode 3 | | EPROM Writer Mode | Flash Memory Writer Mode |
	Mode 1	Mode 2	HIF Disabled	HIF Enabled		
71	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
72	A_7	$P1_7/A_7$	$P1_7$	$P1_7$	EA_7	FA_7
73	A_6	$P1_6/A_6$	$P1_6$	$P1_6$	EA_6	FA_6
74	A_5	$P1_5/A_5$	$P1_5$	$P1_5$	EA_5	FA_5
75	A_4	$P1_4/A_4$	$P1_4$	$P1_4$	EA_4	FA_4
76	A_3	$P1_3/A_3$	$P1_3$	$P1_3$	EA_3	FA_3
77	A_2	$P1_2/A_2$	$P1_2$	$P1_2$	EA_2	FA_2
78	A_1	$P1_1/A_1$	$P1_1$	$P1_1$	EA_1	FA_1
79	A_0	$P1_0/A_0$	$P1_0$	$P1_0$	EA_0	FA_0
80	PB_3/XDB_3[*2]	PB_3/XDB_3[*2]	PB_3	PB_3	NC	NC
81	PB_2/XDB_2[*2]	PB_2/XDB_2[*2]	PB_2	PB_2	NC	NC
82	D_0	D_0	$P3_0$	HDB_0	EO_0	FO_0
83	D_1	D_1	$P3_1$	HDB_1	EO_1	FO_1
84	D_2	D_2	$P3_2$	HDB_2	EO_2	FO_2
85	D_3	D_3	$P3_3$	HDB_3	EO_3	FO_3
86	D_4	D_4	$P3_4$	HDB_4	EO_4	FO_4
87	D_5	D_5	$P3_5$	HDB_5	EO_5	FO_5
88	D_6	D_6	$P3_6$	HDB_6	EO_6	FO_6
89	D_7	D_7	$P3_7$	HDB_7	EO_7	FO_7
90	PB_1/XDB_1[*2]	PB_1/XDB_1[*2]	PB_1	PB_1	NC	NC
91	PB_0/XDB_0[*2]	PB_0/XDB_0[*2]	PB_0	PB_0	NC	NC
92	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
93	$P8_0/HA_0$[*1]	$P8_0/HA_0$[*1]	$P8_0$	HA_0	NC	NC
94	$P8_1/GA_{20}$[*1]	$P8_1/GA_{20}$[*1]	$P8_1$	$P8_1/GA_{20}$	NC	NC
95	$P8_2/\overline{CS}_1$[*1]	$P8_2/\overline{CS}_1$[*1]	$P8_2$	$\overline{CS}_1$	NC	NC
96	$P8_3/\overline{IOR}$[*1]	$P8_3/\overline{IOR}$[*1]	$P8_3$	$\overline{IOR}$	NC	NC

10

HITACHI

| Pin No. | Expanded Modes | | Single-Chip Mode | | EPROM Writer Mode | Flash Memory Writer Mode |
| FP-100B, TFP-100B | Mode 1 | Mode 2 | Mode 3 | | | |
			HIF Disabled	HIF Enabled		
97	$P8_4/\overline{IRQ_3}/TxD_1$ when HIF is disabled or STAC bit is 1 in STCR; $\overline{IOW}/\overline{IRQ_3}$ when HIF is enabled and STAC bit is 0 in STCR				NC	NC
98	$P8_5/\overline{IRQ_4}/RxD_1$ when HIF is disabled or STAC bit is 1 in STCR; $\overline{CS_2}/\overline{IRQ_4}$ when HIF is enabled and STAC bit is 0 in STCR				NC	NC
99	$P8_6/SCK_1/$ $\overline{IRQ_5}/SCL$	$P8_6/SCK_1/$ $\overline{IRQ_5}/SCL$	$P8_6/SCK_1/$ $\overline{IRQ_5}/SCL$	$P8_6/SCK_1/$ $\overline{IRQ_5}/SCL$	NC	NC
100	$\overline{RESO}$	$\overline{RESO}$	$\overline{RESO}$	$\overline{RESO}$	NC	NC

Note: Pins marked NC should be left unconnected.

For details on writer mode, refer to 18.2, Writer Mode, 19.6, Flash Memory Writer Mode (H8/3434F), 20.6, Flash Memory Writer Mode (H8/3437F) and 21.5, Flash Memory Writer Mode (H8/3437SF).

In this chip, except for the S-mask model (single-power-supply specification), the same pin is used for STBY and FV_{PP}. When this pin is driven low, a transition is made to hardware standby mode. This occurs not only in the normal operating modes (modes 1, 2, and 3), but also when programming flash memory with a PROM writer. When using a PROM programmer to program dual-power-supply flash memory, therefore, the PROM programmer specifications should provide for this pin to be held at the V_{CC} level except when programming (FV_{PP} = 12 V).

∗1 Differs as in mode 3, depending on whether the host interface is enabled or disabled.
∗2 XDB_7 to XDB_6 can only be used when the host interface is enabled.

11

HITACHI

Pin Functions: Table 1.3 gives a concise description of the function of each pin.

Table 1.3   Pin Functions

Type	Symbol	Pin No. FP-100B, TFP-100B	I/O	Name and Function
Power	V_{CC}	9, 59	I	**Power:** Connected to the power supply. Connect both V_{CC} pins to the system power supply.
	$V_{CC}B$	4	I	**I/O buffer power supply:** Power supply for input/output buffers at pins $P8_6$, $P9_7$, and PA_4 to PA_7.
	V_{SS}	15, 70, 71, 92	I	**Ground:** Connected to ground (0 V). Connect all V_{SS} pins to system ground (0 V).
Clock	XTAL	2	I	**Crystal:** Connected to a crystal oscillator. The crystal frequency should be the same as the desired system clock frequency. If an external clock is input at the EXTAL pin, a reverse-phase clock should be input at the XTAL pin.
	EXTAL	3	I	**External crystal:** Connected to a crystal oscillator or external clock. The frequency of the external clock should be the same as the desired system clock frequency. See section 6.2, Oscillator Circuit, for examples of connections to a crystal and external clock.
	ø	17	O	**System clock:** Supplies the system clock to peripheral devices.
System control	$\overline{\text{RES}}$	1	I	**Reset:** A low input causes the chip to reset.
	$\overline{\text{RESO}}$	100	O	**Reset output:** Outputs a reset signal to external devices.
	$\overline{\text{STBY}}$	8	I	**Standby:** A transition to the hardware standby mode (a power-down state) occurs when a low input is received at the $\overline{\text{STBY}}$ pin.
Address bus	A_{15} to A_0	60 to 67, 72 to 79	O	**Address bus:** Address output pins.
Data bus	D_7 to D_0	89 to 82	I/O	**Data bus:** 8-bit bidirectional data bus.

12

HITACHI

Type	Symbol	Pin No. FP-100B, TFP-100B	I/O	Name and Function
Bus control	$\overline{\text{WAIT}}$	16	I	**Wait:** Requests the CPU to insert wait states into the bus cycle when an external address is accessed.
	$\overline{\text{RD}}$	22	O	**Read:** Goes low to indicate that the CPU is reading an external address.
	$\overline{\text{WR}}$	19	O	**Write:** Goes low to indicate that the CPU is writing to an external address.
	$\overline{\text{AS}}$	18	O	**Address strobe:** Goes low to indicate that there is a valid address on the address bus.
Interrupt signals	$\overline{\text{NMI}}$	7	I	**Nonmaskable interrupt:** Highest-priority interrupt request. The NMIEG bit in the system control register (SYSCR) determines whether the interrupt is recognized at the rising or falling edge of the NMI input.
	$\overline{\text{IRQ}}_0$ to $\overline{\text{IRQ}}_7$	23 to 25, 97 to 99, 34, 35	I	**Interrupt request 0 to 7:** Maskable interrupt request pins.
Operating mode control	MD_1 MD_0	5 6	I	**Mode:** Input pins for setting the MCU mode operating mode according to the table below.

MD_1	MD_0	Mode	Description
0	0	Mode 0	Illegal setting*
0	1	Mode 1	Expanded mode with on-chip ROM disabled
1	0	Mode 2	Expanded mode with on-chip ROM enabled
1	1	Mode 3	Single-chip mode

Note: * In the H8/3437SF (S-mask model, single-power-supply on-chip flash memory version), the settings $MD_1 = MD_0 = 0$ are used when boot mode is set. For details, see section 21.3, On-Board Programming Modes.

Do not change the mode pin settings while the chip is operating.

13

HITACHI

Type	Symbol	Pin No. FP-100B, TFP-100B	I/O	Name and Function
16-bit free-running timer (FRT)	FTOA FTOB	27 34	O	**FRT output compare A and B:** Output pins controlled by comparators A and B of the free-running timer.
	FTCI	26	I	**FRT counter clock input:** Input pin for an external clock signal for the free-running timer.
	FTIA to FTID	28, 29, 32, 33	I	**FRT input capture A to D:** Input capture pins for the free-running timer.
8-bit timer	TMO_0 TMO_1	50 53	O	**8-bit timer output (channels 0 and 1):** Compare-match output pins for the 8-bit timers.
	$TMCI_0$ $TMCI_1$	49 52	I	**8-bit timer counter clock input (channels 0 and 1):** External clock input pins for the 8-bit timer counters.
	$TMRI_0$ $TMRI_1$	51 54	I	**8-bit timer counter reset input (channels 0 and 1):** A high input at these pins resets the 8-bit timer counters.
PWM timer	PW_0 PW_1	55 56	O	**PWM timer output (channels 0 and 1):** Pulse-width modulation timer output pins.
Serial communication interface (SCI)	TxD_0 TxD_1	14 97	O	**Transmit data (channels 0 and 1):** Data output pins for the serial communication interface.
	RxD_0 RxD_1	13 98	I	**Receive data (channels 0 and 1):** Data input pins for the serial communication interface.
	SCK_0 SCK_1	12 99	I/O	**Serial clock (channels 0 and 1):** Input/output pins for the serial clock.
Host interface (HIF)	HDB_0 to HDB_7	82 to 89	I/O	**Host interface data bus:** 8-bit bidirectional bus by which a host processor accesses the host interface.
	$\overline{CS}_1$, $\overline{CS}_2$	95, 98	I	**Chip select 1 and 2:** Input pins for selecting host interface channels 1 and 2.
	$\overline{IOR}$	96	I	**I/O read:** Read strobe input pin for the host interface.
	$\overline{IOW}$	97	I	**I/O write:** Write strobe input pin for the host interface.

14

HITACHI

Type	Symbol	Pin No. FP-100B, TFP-100B	I/O	Name and Function
Host interface (HIF)	HA_0	93	I	**Command/data:** Input pin indicating data access or command access.
	GA_{20}	94	O	**Gate A$_{20}$:** A$_{20}$ gate control signal output pin.
	$HIRQ_1$ $HIRQ_{11}$ $HIRQ_{12}$	53 52 54	O	**Host interrupts 1, 11, and 12:** Output pins for interrupt request signals to the host processor.
Keyboard control	$\overline{KEYIN}_0$ to $\overline{KEYIN}_{15}$	26 to 29, 32 to 35, 48, 47, 31, 30, 21, 20, 11, 10	I	**Keyboard input:** Input pins from a matrix keyboard. (Keyboard scan signals are normally output from P1$_0$ to P1$_7$ and P2$_0$ to P2$_7$, allowing a maximum 16 $\times$ 16 key matrix. The number of keys can be further increased by use of other output ports.)
Host interface (expanded modes)	XDB_0 to XDB_7	91, 90, 81, 80, 69, 68, 58, 57	I/O	**Host interface data bus:** 8-bit bidirectional bus by which a host processor accesses the host interface.
Host interface (if enabled when STAC bit is 1 in STCR)	$\overline{ECS}_2$	25	I	**Host chip select 2:** Input pin for selecting host interface channel 2.
	$\overline{EIOW}$	24	I	**I/O write:** Write strobe input pin for the host interface.
A/D converter	AN_7 to AN_0	38 to 45	I	**Analog input:** Analog signal input pins for the A/D converter.
	$\overline{ADTRG}$	25	I	**A/D trigger:** External trigger input for starting the A/D converter.
D/A converter	DA_0 DA_1	44 45	O	**Analog output:** Analog signal output pins for the D/A converter.
A/D and D/A converters	AV_{CC}	37	I	**Analog reference voltage:** Reference voltage pin for the A/D and D/A converters. If the A/D and D/A converters are not used, connect AV$_{CC}$ to the system power supply.
	AV_{SS}	46	I	**Analog ground:** Ground pin for the A/D and D/A converters. Connect to system ground (0 V).
	AV_{ref}	36	I	**Analog reference voltage:** Analog reference voltage input pins for A/D and D/A converters.

15

HITACHI

Type	Symbol	Pin No. FP-100B, TFP-100B	I/O	Name and Function
Flash memory [H8/3434, H8/3437 F-ZTAT]	FV_{PP}	8	I	**Programming power supply for on-board programming:** Connect to a flash memory programming power supply (+12 V)
I²C bus interface [option]	SCL	99	I/O	**I²C clock I/O:** Input/output pin for I²C clock. Power is supplied by I/O buffer power supply $V_{cc}B$. Features a bus drive function.
	SDA	16	I/O	**I²C data I/O:** Input/output pin for I²C data. Power is supplied by I/O buffer power supply $V_{cc}B$. Features a bus drive function.
I/O ports	$P1_7$ to $P1_0$	72 to 79	I/O	**Port 1:** An 8-bit input/output port with programmable MOS input pull-ups and LED driving capability. The direction of each bit can be selected in the port 1 data direction register (P1DDR).
	$P2_7$ to $P2_0$	60 to 67	I/O	**Port 2:** An 8-bit input/output port with programmable MOS input pull-ups and LED driving capability. The direction of each bit can be selected in the port 2 data direction register (P2DDR).
	$P3_7$ to $P3_0$	89 to 82	I/O	**Port 3:** An 8-bit input/output port with programmable MOS input pull-ups. The direction of each bit can be selected in the port 3 data direction register (P3DDR).
	$P4_7$ to $P4_0$	56 to 49	I/O	**Port 4:** An 8-bit input/output port. The direction of each bit can be selected in the port 4 data direction register (P4DDR).
	$P5_2$ to $P5_0$	12 to 14	I/O	**Port 5:** A 3-bit input/output port. The direction of each bit can be selected in the port 5 data direction register (P5DDR).
	$P6_7$ to $P6_0$	35 to 32, 29 to 26	I/O	**Port 6:** An 8-bit input/output port with programming MOS input pull-ups. The direction of each bit can be selected in the port 6 data direction register (P6DDR).
	$P7_7$ to $P7_0$	45 to 38	I	**Port 7:** An 8-bit input port.
	$P8_6$ to $P8_0$	99 to 93	I/O	**Port 8:** A 7-bit input/output port. The direction of each bit can be selected in the port 8 data direction register (P8DDR). $P8_6$ is powered by I/O buffer power supply $V_{cc}B$.

16

HITACHI

Type	Symbol	Pin No. FP-100B, TFP-100B	I/O	Name and Function
I/O ports	$P9_7$ to $P9_0$	16 to 19, 22 to 25	I/O	**Port 9:** An 8-bit input/output port. The direction of each bit (except for $P9_6$) can be selected in the port 9 data direction register (P9DDR). $P9_7$ is powered by I/O buffer power supply $V_{CC}B$.
	PA_7 to PA_0	10, 11, 20, 21, 30, 31, 47, 48	I/O	**Port A:** An 8-bit input/output port with programming MOS input pull-ups. The direction of each bit can be selected in the port A data direction register (PADDR). PA_7 to PA_4 are powered by I/O buffer power supply $V_{CC}B$. Features a bus drive function.
	PB_7 to PB_0	57, 58, 68, 69, 80, 81, 90, 91	I/O	**Port B:** An 8-bit input/output port with programming MOS input pull-ups. The direction of each bit can be selected in the port B data direction register (PBDDR).

Note: In this chip, except for the S-mask model (single-power-supply specification), the same pin is used for STBY and FV_{PP}. When this pin is driven low, a transition is made to hardware standby mode. This occurs not only in the normal operating modes (modes 1, 2, and 3), but also when programming flash memory with a PROM writer. When using a PROM programmer to program dual-power-supply flash memory, therefore, the PROM programmer specifications should provide for this pin to be held at the V_{CC} level except when programming (FV_{PP} = 12 V).

17

HITACHI

18

HITACHI

Section 2   CPU

2.1   Overview

The H8/300 CPU is a fast central processing unit with eight 16-bit general registers (also configurable as 16 eight-bit registers) and a concise instruction set designed for high-speed operation.

2.1.1   Features

The main features of the H8/300 CPU are listed below.

- Two-way register configuration
  — Sixteen 8-bit general registers, or
  — Eight 16-bit general registers
- Instruction set with 57 basic instructions, including:
  — Multiply and divide instructions
  — Powerful bit-manipulation instructions
- Eight addressing modes
  — Register direct (Rn)
  — Register indirect (@Rn)
  — Register indirect with displacement (@(d:16, Rn))
  — Register indirect with post-increment or pre-decrement (@Rn+ or @–Rn)
  — Absolute address (@aa:8 or @aa:16)
  — Immediate (#xx:8 or #xx:16)
  — PC-relative (@(d:8, PC))
  — Memory indirect (@@aa:8)
- Maximum 64-kbyte address space
- High-speed operation
  — All frequently-used instructions are executed in two to four states
- Maximum clock rate (ø clock): 16 MHz at 5 V, 12 MHz at 4 V or 10 MHz at 3 V
  — 8- or 16-bit register-register add or subtract: 125 ns (16 MHz), 167 ns (12 MHz), 200 ns (10 MHz)
  — 8×8-bit multiply: 875 ns (16 MHz), 1167 ns (12 MHz), 1400 ns (10 MHz)
  — $16 \div 8$-bit divide: 875 ns (16 MHz), 1167 ns (12 MHz), 1400 ns (10 MHz)
- Power-down mode
  — SLEEP instruction

19

HITACHI

2.1.2 Address Space

The H8/300 CPU supports an address space with a maximum size of 64 kbytes for program code and data combined. The memory map differs depending on the mode (mode 1, 2, or 3). For details, see section 3.4, Address Space Map in Each Operating Mode.

2.1.3 Register Configuration

Figure 2.1 shows the internal register structure of the H8/300 CPU. There are two groups of registers: the general registers and control registers.

General registers (Rn)

R0H	R0L
R1H	R1L
R2H	R2L
R3H	R3L
R4H	R4L
R5H	R5L
R6H	R6L
R7H (SP)	R7L

SP: Stack pointer

Control registers

PC   PC: Program counter

CCR I U H U N Z V C   CCR: Condition code register

Carry flag
Overflow flag
Zero flag
Negative flag
Half-carry flag
Interrupt mask bit
User bit
User bit

Figure 2.1   CPU Registers

20

HITACHI

2.2   Register Descriptions

2.2.1   General Registers

All the general registers can be used as both data registers and address registers. When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7). When used as data registers, they can be accessed as 16-bit registers, or the high and low bytes can be accessed separately as 8-bit registers (R0H to R7H and R0L to R7L).

R7 also functions as the stack pointer, used implicitly by hardware in processing interrupts and subroutine calls. In assembly-language coding, R7 can also be denoted by the letters SP. As indicated in figure 2.2, R7 (SP) points to the top of the stack.

Figure 2.2   Stack Pointer

2.2.2   Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

(1) Program Counter (PC): This 16-bit register indicates the address of the next instruction the CPU will execute. Each instruction is accessed in 16 bits (1 word), so the least significant bit of the PC is ignored (always regarded as 0).

(2) Condition Code Register (CCR): This 8-bit register contains internal status information, including carry (C), overflow (V), zero (Z), negative (N), and half-carry (H) flags and the interrupt mask bit (I).

Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, all interrupts except NMI are masked. This bit is set to 1 automatically by a reset and at the start of interrupt handling.

Bit 6—User Bit (U): This bit can be written and read by software (using the LDC, STC, ANDC, ORC, and XORC instructions).

HITACHI

Bit 5—Half-Carry Flag (H): This flag is set to 1 when the ADD.B, ADDX.B, SUB.B, SUBX.B, NEG.B, or CMP.B instruction causes a carry or borrow out of bit 3, and is cleared to 0 otherwise. Similarly, it is set to 1 when the ADD.W, SUB.W, or CMP.W instruction causes a carry or borrow out of bit 11, and cleared to 0 otherwise. It is used implicitly in the DAA and DAS instructions.

Bit 4—User Bit (U): This bit can be written and read by software (using the LDC, STC, ANDC, ORC, and XORC instructions).

Bit 3—Negative Flag (N): This flag indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero Flag (Z): This flag is set to 1 to indicate a zero result and cleared to 0 to indicate a nonzero result.

Bit 1—Overflow Flag (V): This flag is set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): This flag is used by:

- Add and subtract instructions, to indicate a carry or borrow at the most significant bit of the result
- Shift and rotate instructions, to store the value shifted out of the most significant or least significant bit
- Bit manipulation and bit load instructions, as a bit accumulator

The LDC, STC, ANDC, ORC, and XORC instructions enable the CPU to load and store the CCR, and to set or clear selected bits by logic operations. The N, Z, V, and C flags are used in conditional branching instructions (B_{CC}).

For the action of each instruction on the flag bits, see the *H8/300 Series Programming Manual*.

2.2.3   Initial Register Values

When the CPU is reset, the program counter (PC) is loaded from the vector table and the interrupt mask bit (I) in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (R7) is not initialized. The stack pointer and CCR should be initialized by software, by the first instruction executed after a reset.

HITACHI

2.3　Data Formats

The H8/300 CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n (n = 0, 1, 2, ..., 7) in a byte operand.

- All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.

- The DAA and DAS instruction perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.

- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions operate on word data.

HITACHI

2.3.1 Data Formats in General Registers

Data of all the sizes above can be stored in general registers as shown in figure 2.3.

Data Type	Register No.	Data Format
1-bit data	RnH	7 6 5 4 3 2 1 0 / Don't care
1-bit data	RnL	Don't care / 7 6 5 4 3 2 1 0
Byte data	RnH	MSB ... LSB / Don't care
Byte data	RnL	Don't care / MSB ... LSB
Word data	Rn	MSB ... LSB
4-bit BCD data	RnH	Upper digit / Lower digit / Don't care
4-bit BCD data	RnL	Don't care / Upper digit / Lower digit

Legend:
RnH: Upper digit of general register
RnL: Lower digit of general register
MSB: Most significant bit
LSB: Least significant bit

Figure 2.3 Register Data Formats

HITACHI

2.3.2　Memory Data Formats

Figure 2.4 indicates the data formats in memory.

Word data stored in memory must always begin at an even address. In word access the least significant bit of the address is regarded as 0. If an odd address is specified, no address error occurs but the access is performed at the preceding even address. This rule affects MOV.W instructions and branching instructions, and implies that only even addresses should be stored in the vector table.

Figure 2.4　Memory Data Formats

When the stack is addressed by register R7, it must always be accessed a word at a time. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.

HITACHI

2.4 Addressing Modes

2.4.1 Addressing Mode

The H8/300 CPU supports eight addressing modes. Each instruction uses a subset of these addressing modes.

Table 2.1 Addressing Modes

No.	Addressing Mode	Symbol
(1)	Register direct	Rn
(2)	Register indirect	@Rn
(3)	Register indirect with displacement	@(d:16, Rn)
(4)	Register indirect with post-increment	@Rn+
	Register indirect with pre-decrement	@–Rn
(5)	Absolute address	@aa:8 or @aa:16
(6)	Immediate	#xx:8 or #xx:16
(7)	Program-counter-relative	@(d:8, PC)
(8)	Memory indirect	@@aa:8

(1) Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general register containing the operand. In most cases the general register is accessed as an 8-bit register. Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions have 16-bit operands.

(2) Register Indirect—@Rn: The register field of the instruction specifies a 16-bit general register containing the address of the operand.

(3) Register Indirect with Displacement—@(d:16, Rn): This mode, which is used only in MOV instructions, is similar to register indirect but the instruction has a second word (bytes 3 and 4) which is added to the contents of the specified general register to obtain the operand address. For the MOV.W instruction, the resulting address must be even.

(4) Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @–Rn:

- Register indirect with Post-Increment—@Rn+

  The @Rn+ mode is used with MOV instructions that load registers from memory.

  It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is incremented after the operand is accessed. The size of the increment is 1 or 2 depending on the size of the operand: 1 for MOV.B; 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

26

HITACHI

- Register Indirect with Pre-Decrement—@–Rn

  The @–Rn mode is used with MOV instructions that store register contents to memory.

  It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is decremented before the operand is accessed. The size of the decrement is 1 or 2 depending on the size of the operand: 1 for MOV.B; 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

(5) Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory. The MOV.B instruction uses an 8-bit absolute address of the form H'FFxx. The upper 8 bits are assumed to be 1, so the possible address range is H'FF00 to H'FFFF (65280 to 65535). The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

(6) Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand in its second byte, or a 16-bit operand in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data (#xx:3) in the second or fourth byte of the instruction, specifying a bit number.

(7) Program-Counter-Relative—@(d:8, PC): This mode is used to generate branch addresses in the Bcc and BSR instructions. An 8-bit value in byte 2 of the instruction code is added as a sign-extended value to the program counter contents. The result must be an even number. The possible branching range is –126 to +128 bytes (–63 to +64 words) from the current address.

(8) Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address from H'0000 to H'00FF (0 to 255). The word located at this address contains the branch address. The upper 8 bits of the absolute address are 0 (H'00), thus the branch address is limited to values from 0 to 255 (H'0000 to H'00FF). Note that some of the addresses in this range are also used in the vector table. Refer to section 3.4, Address Space Map in Each Operating Mode.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See section 2.3.2, Memory Data Formats, for further information.

HITACHI

2.4.2 Calculation of Effective Address

Table 2.2 shows how the H8/300 calculates effective addresses in each addressing mode.

Arithmetic, logic, and shift instructions use register direct addressing (1). The ADD.B, ADDX.B, SUBX.B, CMP.B, AND.B, OR.B, and XOR.B instructions can also use immediate addressing (6).

The MOV instruction uses all the addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions use register direct (1), register indirect (2), or 8-bit absolute (5) addressing to identify a byte operand, and 3-bit immediate addressing to identify a bit within the byte. The BSET, BCLR, BNOT, and BTST instructions can also use register direct addressing (1) to identify the bit.

28

HITACHI

Table 2.2 Effective Address Calculation

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address
1	Register direct, Rn		Operands are contained in registers regm and regn
2	Register indirect, @Rn		
3	Register indirect with displacement, @(d:16, Rn)		
4	Register indirect with post-increment, @Rn+ / Register indirect with pre-decrement, @−Rn		

Note: * 1 for a byte operand,
2 for a word operand

HITACHI

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address

5   Absolute address
@aa:8

```
15        8 7        0
┌──────────┬──────────┐
│    op    │   abs    │
└──────────┴──────────┘
```

```
15        8 7        0
┌──────────┬──────────┐
│   H'FF   │          │
└──────────┴──────────┘
```

@aa:16

```
15                   0
┌─────────────────────┐
│         op          │
├─────────────────────┤
│         abs         │
└─────────────────────┘
```

```
15                   0
┌─────────────────────┐
│                     │
└─────────────────────┘
```

6   Immediate
#xx:8

```
15        8 7        0
┌──────────┬──────────┐
│    op    │   IMM    │
└──────────┴──────────┘
```

Operand is 1- or 2-byte immediate data

#xx:16

```
15                   0
┌─────────────────────┐
│         op          │
├─────────────────────┤
│         IMM         │
└─────────────────────┘
```

7   PC-relative
@(d:8, PC)

```
15                   0
┌─────────────────────┐
│     PC contents     │
└─────────────────────┘

         ⊕  ──→

┌──────────┬──────────┐
│   Sign   │   disp   │
│extension │          │
└──────────┴──────────┘

15                   0
┌─────────────────────┐
│                     │
└─────────────────────┘
```

```
15        8 7        0
┌──────────┬──────────┐
│    op    │   disp   │
└──────────┴──────────┘
```

30

HITACHI

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address
8	Memory indirect, @@aa:8		

Legend:

reg: General register

op: Operation code

disp: Displacement

IMM: Immediate data

abs: Absolute address

HITACHI

2.5 Instruction Set

The H8/300 CPU has 57 types of instructions, which are classified by function in table 2.3.

Table 2.3 Instruction Classification

Function	Instructions	Types
Data transfer	MOV, MOVTPE[*3], MOVFPE[*3], PUSH[*1], POP[*1]	3
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc[*2], JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1

Total 57

Notes: *1 PUSH Rn is equivalent to MOV.W Rn, @–SP.

POP Rn is equivalent to MOV.W @SP+, Rn.

*2 Bcc is a conditional branch instruction in which cc represents a condition code.

*3 Not supported by the H8/3437 Series.

HITACHI

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.

Operation Notation

Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd)	Destination operand
(EAs)	Source operand
SP	Stack pointer
PC	Program counter
CCR	Condition code register
N	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
C	C (carry) flag of CCR
#imm	Immediate data
#xx:3	3-bit immediate data
#xx:8	8-bit immediate data
#xx:16	16-bit immediate data
disp	Displacement
+	Addition
–	Subtraction
×	Multiplication
÷	Division
∧	AND logical
∨	OR logical
⊕	Exclusive OR logical
→	Move
¬	Not

HITACHI

2.5.1 Data Transfer Instructions

Table 2.4 describes the data transfer instructions. Figure 2.5 shows their object code formats.

Table 2.4 Data Transfer Instructions

Instruction	Size*	Function
MOV	B/W	(EAs) → Rd, Rs → (EAd)
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
		The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:8 or #xx:16, @−Rn, and @Rn+ addressing modes are available for byte or word data. The @aa:8 addressing mode is available for byte data only.
		The @−R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.
MOVTPE	B	Not supported by the H8/3437 Series.
MOVFPE	B	Not supported by the H8/3437 Series.
PUSH	W	Rn → @−SP
		Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @−SP.
POP	W	@SP+ → Rn
		Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.

Note: * Size: Operand size
    B: Byte
    W: Word

HITACHI

MOV
Rm→Rn

15	8	7		0
op		rm		rn

@Rm←→Rn

15	8	7		0
op		rm		rn

@(d:16, Rm)←→Rn

15	8	7		0
op		rm		rn
disp				

@Rm+→Rn, or
Rn→@–Rm

15	8	7		0
op		rm		rn

@aa:8←→Rn

15	8	7		0
op	rn	abs		

@aa:16←→Rn

15	8	7		0
op			rn	
abs				

#xx:8→Rn

15	8	7		0
op	rn	IMM		

#xx:16→Rn

15	8	7		0
op			rn	
IMM				

MOVFPE, MOVTPE

15	8	7		0
op			rn	
abs				

POP, PUSH

15	8	7		0
op			rn	

Legend:
op: Operation field
rm, rn: Register field
disp: Displacement
abs: Absolute address
IMM: Immediate data

Figure 2.5   Data Transfer Instruction Codes

HITACHI

2.5.2　Arithmetic Operations

Table 2.5 describes the arithmetic instructions. See figure 2.6 in section 2.5.4, Shift Operations, for their object codes.

Table 2.5　Arithmetic Instructions

Instruction	Size*	Function
ADD	B/W	Rd ± Rs → Rd, Rd + #imm → Rd
SUB		Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers.
ADDX	B	Rd ± Rs ± C → Rd, Rd ± #imm ± C → Rd
SUBX		Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.
INC	B	Rd ± #1 → Rd
DEC		Increments or decrements a general register.
ADDS	W	Rd ± #imm → Rd
SUBS		Adds or subtracts immediate data to or from data in a general register. The immediate data must be 1 or 2.
DAA	B	Rd decimal adjust → Rd
DAS		Decimal-adjusts (adjusts to packed BCD) an addition or subtraction result in a general register by referring to the CCR.
MULXU	B	Rd × Rs → Rd
		Performs 8-bit × 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result.
DIVXU	B	Rd ÷ Rs → Rd
		Performs 16-bit ÷ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder.
CMP	B/W	Rd – Rs, Rd – #imm
		Compares data in a general register with data in another general register or with immediate data. Word data can be compared only between two general registers.
NEG	B	0 – Rd → Rd
		Obtains the two's complement (arithmetic complement) of data in a general register.

Note: *　Size: Operand size
　　　B: Byte
　　　W: Word

36

HITACHI

2.5.3 Logic Operations

Table 2.6 describes the four instructions that perform logic operations. See figure 2.6 in section 2.5.4, Shift Operations, for their object codes.

Table 2.6   Logic Operation Instructions

Instruction	Size*	Function
AND	B	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#imm \rightarrow Rd$
		Performs a logical AND operation on a general register and another general register or immediate data.
OR	B	$Rd \vee Rs \rightarrow Rd$, $Rd \vee \#imm \rightarrow Rd$
		Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus \#imm \rightarrow Rd$
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B	$\neg (Rd) \rightarrow (Rd)$
		Obtains the one's complement (logical complement) of general register contents.

Note: * Size: Operand size
       B: Byte

2.5.4 Shift Operations

Table 2.7 describes the eight shift instructions. Figure 2.6 shows the object code formats of the arithmetic, logic, and shift instructions.

Table 2.7   Shift Instructions

Instruction	Size*	Function
SHAL	B	Rd shift $\rightarrow$ Rd
SHAR		Performs an arithmetic shift operation on general register contents.
SHLL	B	Rd shift $\rightarrow$ Rd
SHLR		Performs a logical shift operation on general register contents.
ROTL	B	Rd rotate $\rightarrow$ Rd
ROTR		Rotates general register contents.
ROTXL	B	Rd rotate through carry $\rightarrow$ Rd
ROTXR		Rotates general register contents through the C (carry) bit.

Note: * Size: Operand size
       B: Byte

HITACHI

Figure 2.6   Arithmetic, Logic, and Shift Instruction Codes

HITACHI

2.5.5　Bit Manipulations

Table 2.8 describes the bit-manipulation instructions. Figure 2.7 shows their object code formats.

Table 2.8　Bit-Manipulation Instructions

Instruction	Size*	Function
BSET	B	1 → (<bit no.> of <EAd>)
		Sets a specified bit in a general register or memory to 1. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BCLR	B	0 → (<bit no.> of <EAd>)
		Clears a specified bit in a general register or memory to 0. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BNOT	B	¬ (<bit no.> of <EAd>) → (<bit no.> of <EAd>)
		Inverts a specified bit in a general register or memory. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BTST	B	¬ (<bit no.> of <EAd>) → Z
		Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BAND	B	C ∧ (<bit no.> of <EAd>) → C
		ANDs the C flag with a specified bit in a general register or memory.
BIAND		C ∧ [¬ (<bit no.> of <EAd>)] → C
		ANDs the C flag with the inverse of a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.
BOR	B	C ∨ (<bit no.> of <EAd>) → C
		ORs the C flag with a specified bit in a general register or memory.
BIOR		C ∨ [¬ (<bit no.> of <EAd>)] → C
		ORs the C flag with the inverse of a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.
BXOR	B	C ⊕ (<bit no.> of <EAd>) → C
		XORs the C flag with a specified bit in a general register or memory.

Note: * Size: Operand size

　　　B: Byte

39

HITACHI

Instruction	Size*	Function
BIXOR	B	$C \oplus \neg [(\text{<bit no.> of <EAd>})] \rightarrow C$
		XORs the C flag with the inverse of a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.
BLD	B	$(\text{<bit no.> of <EAd>}) \rightarrow C$
		Copies a specified bit in a general register or memory to the C flag.
BILD		$\neg (\text{<bit no.> of <EAd>}) \rightarrow C$
		Copies the inverse of a specified bit in a general register or memory to the C flag.
		The bit number is specified by 3-bit immediate data.
BST	B	$C \rightarrow (\text{<bit no.> of <EAd>})$
		Copies the C flag to a specified bit in a general register or memory.
BIST		$\neg C \rightarrow (\text{<bit no.> of <EAd>})$
		Copies the inverse of the C flag to a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.

Note: * Size: Operand size

B: Byte

Notes on Bit Manipulation Instructions: BSET, BCLR, BNOT, BST, and BIST are read-modify-write instructions. They read a byte of data, modify one bit in the byte, then write the byte back. Care is required when these instructions are applied to registers with write-only bits and to the I/O port registers.

Step		Description
1	Read	Read one data byte at the specified address
2	Modify	Modify one bit in the data byte
3	Write	Write the modified data byte back to the specified address

Example 1: BCLR is executed to clear bit 0 in the port 4 data direction register (P4DDR) under the following conditions.

$P4_7$:   Input pin, low
$P4_6$:   Input pin, high
$P4_5 - P4_0$:   Output pins, low

The intended purpose of this BCLR instruction is to switch $P4_0$ from output to input.

40

HITACHI

Before Execution of BCLR Instruction

	$P4_7$	$P4_6$	$P4_5$	$P4_4$	$P4_3$	$P4_2$	$P4_1$	$P4_0$
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
DDR	0	0	1	1	1	1	1	1
DR	1	0	0	0	0	0	0	0

Execution of BCLR Instruction

```
BCLR  #0, @P4DDR       ; clear bit 0 in data direction register
```

After Execution of BCLR Instruction

	$P4_7$	$P4_6$	$P4_5$	$P4_4$	$P4_3$	$P4_2$	$P4_1$	$P4_0$
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low	High	Low	Low	Low	Low	Low	High
DDR	1	1	1	1	1	1	1	0
DR	1	0	0	0	0	0	0	0

Explanation: To execute the BCLR instruction, the CPU begins by reading P4DDR. Since P4DDR is a write-only register, it is read as H'FF, even though its true value is H'3F.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to P4DDR to complete the BCLR instruction.

As a result, $P4_0$DDR is cleared to 0, making $P4_0$ an input pin. In addition, $P4_7$DDR and $P4_6$DDR are set to 1, making $P4_7$ and $P4_6$ output pins.

HITACHI

BSET, BCLR, BNOT, BTST

15	8	7	0	
op		IMM	rn	Operand: register direct (Rn) Bit no.: immediate (#xx:3)

15	8	7	0	
op		rm	rn	Operand: register direct (Rn) Bit no.: register direct (Rm)

15	8	7		0	
op		rn	0 0 0 0		Operand: register indirect (@Rn)
op		IMM	0 0 0 0		Bit no.: immediate (#xx:3)

15	8	7		0	
op		rn	0 0 0 0		Operand: register indirect (@Rn)
op		rm	0 0 0 0		Bit no.: register direct (Rm)

15	8	7		0	
op		abs			Operand: absolute (@aa:8)
op		IMM	0 0 0 0		Bit no.: immediate (#xx:3)

15	8	7		0	
op		abs			Operand: absolute (@aa:8)
op		rm	0 0 0 0		Bit no.: register direct (Rm)

BAND, BOR, BXOR, BLD, BST

15	8	7	0	
op		IMM	rn	Operand: register direct (Rn) Bit no.: immediate (#xx:3)

15	8	7		0	
op		rn	0 0 0 0		Operand: register indirect (@Rn)
op		IMM	0 0 0 0		Bit no.: immediate (#xx:3)

15	8	7		0	
op		abs			Operand: absolute (@aa:8)
op		IMM	0 0 0 0		Bit no.: immediate (#xx:3)

Legend:
op: Operation field
rm, rn: Register field
abs: Absolute address
IMM: Immediate data

Figure 2.7   Bit Manipulation Instruction Codes

42

HITACHI

BIAND, BIOR, BIXOR, BILD, BIST

```
 15                          8  7              0
┌──────────────────────────┬──────┬──────────┐
│           op             │ IMM  │    rn    │   Operand: register direct (Rn)
└──────────────────────────┴──────┴──────────┘   Bit no.:   immediate (#xx:3)
```

```
 15                          8  7              0
┌──────────────────────────┬──────┬──┬──┬──┬──┐
│           op             │  rn  │ 0│ 0│ 0│ 0│   Operand: register indirect (@Rn)
├──────────────────────────┼──────┼──┼──┼──┼──┤
│           op             │ IMM  │ 0│ 0│ 0│ 0│   Bit no.:   immediate (#xx:3)
└──────────────────────────┴──────┴──┴──┴──┴──┘
```

```
 15                          8  7              0
┌──────────────────────────┬──────────────────┐
│           op             │       abs        │   Operand: absolute (@aa:8)
├──────────────────────────┼──────┬──┬──┬──┬──┤
│           op             │ IMM  │ 0│ 0│ 0│ 0│   Bit no.:   immediate (#xx:3)
└──────────────────────────┴──────┴──┴──┴──┴──┘
```

Legend:
op: Operation field
rm, rn: Register field
abs: Absolute address
IMM: Immediate data

Figure 2.7   Bit Manipulation Instruction Codes (cont)

43

HITACHI

2.5.6 Branching Instructions

Table 2.9 describes the branching instructions. Figure 2.8 shows their object code formats.

Table 2.9 Branching Instructions

Instruction	Size	Function			
Bcc	—	Branches if condition cc is true.			
		Mnemonic	**cc field**	**Description**	**Condition**
		BRA (BT)	0 0 0 0	Always (true)	Always
		BRN (BF)	0 0 0 1	Never (false)	Never
		BHI	0 0 1 0	High	$C \vee Z = 0$
		BLS	0 0 1 1	Low or same	$C \vee Z = 1$
		BCC (BHS)	0 1 0 0	Carry clear (High or same)	$C = 0$
		BCS (BLO)	0 1 0 1	Carry set (low)	$C = 1$
		BNE	0 1 1 0	Not equal	$Z = 0$
		BEQ	0 1 1 1	Equal	$Z = 1$
		BVC	1 0 0 0	Overflow clear	$V = 0$
		BVS	1 0 0 1	Overflow set	$V = 1$
		BPL	1 0 1 0	Plus	$N = 0$
		BMI	1 0 1 1	Minus	$N = 1$
		BGE	1 1 0 0	Greater or equal	$N \oplus V = 0$
		BLT	1 1 0 1	Less than	$N \oplus V = 1$
		BGT	1 1 1 0	Greater than	$Z \vee (N \oplus V) = 0$
		BLE	1 1 1 1	Less or equal	$Z \vee (N \oplus V) = 1$
JMP	—	Branches unconditionally to a specified address.			
JSR	—	Branches to a subroutine at a specified address.			
BSR	—	Branches to a subroutine at a specified displacement from the current address.			
RTS	—	Returns from a subroutine.			

44

HITACHI

Figure 2.8 Branching Instruction Codes

Legend:
op: Operation field
cc: Condition field
rm: Register field
disp: Displacement
abs: Absolute address

45

HITACHI

2.5.7 System Control Instructions

Table 2.10 describes the system control instructions. Figure 2.9 shows their object code formats.

Table 2.10 System Control Instructions

Instruction	Size*	Function
RTE	—	Returns from an exception-handling routine.
SLEEP	—	Causes a transition to the power-down state.
LDC	B	Rs → CCR, #imm → CCR
		Moves immediate data or general register contents to the condition code register.
STC	B	CCR → Rd
		Copies the condition code register to a specified general register.
ANDC	B	CCR ∧ #imm → CCR
		Logically ANDs the condition code register with immediate data.
ORC	B	CCR ∨ #imm → CCR
		Logically ORs the condition code register with immediate data.
XORC	B	CCR ⊕ #imm → CCR
		Logically exclusive-ORs the condition code register with immediate data.
NOP	—	PC + 2 → PC
		Only increments the program counter.

Note: * Size: Operand size
B: Byte

Figure 2.9 System Control Instruction Codes

HITACHI

2.5.8 Block Data Transfer Instruction

Table 2.11 describes the EEPMOV instruction. Figure 2.10 shows its object code format.

Table 2.11 Block Data Transfer Instruction/EEPROM Write Operation

Instruction	Size	Function
EEPMOV	—	if R4L ≠ 0 then
		repeat @R5+ → @R6+
		R4L − 1 → R4L
		until R4L = 0
		else next;
		Moves a data block according to parameters set in general registers R4L, R5, and R6.
		R4L: size of block (bytes)
		R5: starting source address
		R6: starting destination address
		Execution of the next instruction starts as soon as the block transfer is completed.

Legend:
op: Operation field

Figure 2.10 Block Data Transfer Instruction/EEPROM Write Operation Code

HITACHI

Notes on EEPMOV Instruction

1. The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.

2. When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.

48

HITACHI

2.6   CPU States

2.6.1   Overview

The CPU has three states: the program execution state, exception-handling state, and power-down state. The power-down state is further divided into three modes: sleep mode, software standby mode, and hardware standby mode. Figure 2.11 summarizes these states, and figure 2.12 shows a map of the state transitions.

Figure 2.11   Operating States

HITACHI

49

Figure 2.12   State Transitions

2.6.2   Program Execution State

In this state the CPU executes program instructions.

2.6.3   Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU is reset or interrupted and changes its normal processing flow. In interrupt exception handling, the CPU references the stack pointer (R7) and saves the program counter and condition code register on the stack. For further details see section 4, Exception Handling.

50

HITACHI

2.6.4　Power-Down State

The power-down state includes three modes: sleep mode, software standby mode, and hardware standby mode.

Sleep Mode: Is entered when a SLEEP instruction is executed. The CPU halts, but CPU register contents remain unchanged and the on-chip supporting modules continue to function.

Software Standby Mode: Is entered if the SLEEP instruction is executed while the SSBY (Software Standby) bit in the system control register (SYSCR) is set. The CPU and all on-chip supporting modules halt. The on-chip supporting modules are initialized, but the contents of the on-chip RAM and CPU registers remain unchanged as long as a specified voltage is supplied. I/O port outputs also remain unchanged.

Hardware Standby Mode: Is entered when the input at the $\overline{\text{STBY}}$ pin goes low. All chip functions halt, including I/O port output. The on-chip supporting modules are initialized, but on-chip RAM contents are held.

See section 22, Power-Down State, for further information.

2.7　Access Timing and Bus Cycle

The CPU is driven by the system clock (ø). The period from one rising edge of the system clock to the next is referred to as a "state." Memory access is performed in a two- or three-state bus cycle. On-chip memory, on-chip supporting modules, and external devices are accessed in different bus cycles as described below.

2.7.1　Access to On-Chip Memory (RAM and ROM)

On-chip ROM and RAM are accessed in a cycle of two states designated T_1 and T_2. Either byte or word data can be accessed, via a 16-bit data bus. Figure 2.13 shows the on-chip memory access cycle. Figure 2.14 shows the associated pin states.

HITACHI

Figure 2.13   On-Chip Memory Access Cycle

Figure 2.14   Pin States during On-Chip Memory Access Cycle

52

HITACHI

2.7.2 Access to On-Chip Register Field and External Devices

The on-chip supporting module registers and external devices are accessed in a cycle consisting of three states: T_1, T_2, and T_3. Only one byte of data can be accessed per cycle, via an 8-bit data bus. Access to word data or instruction codes requires two consecutive cycles (six states).

Figure 2.15 shows the access cycle for the on-chip register field. Figure 2.16 shows the associated pin states. Figures 2.17 (a) and (b) show the read and write access timing for external devices.

Figure 2.15 On-Chip Register Field Access Cycle

HITACHI

Figure 2.16   Pin States during On-Chip Register Field Access Cycle

Figure 2.17 (a)   External Device Access Timing (Read)

54

HITACHI

Figure 2.17 (b)   External Device Access Timing (Write)

HITACHI

56

HITACHI

Section 3   MCU Operating Modes and Address Space

3.1　　Overview

3.1.1　　Mode Selection

The H8/3437 Series operates in three modes numbered 1, 2, and 3. The mode is selected by the inputs at the mode pins (MD_1 and MD_0). See table 3.1.

Table 3.1　　Operating Modes

Mode	MD_1	MD_0	Address Space	On-Chip ROM	On-Chip RAM
Mode 0	Low	Low	—	—	—
Mode 1	Low	High	Expanded	Disabled	Enabled*
Mode 2	High	Low	Expanded	Enabled	Enabled*
Mode 3	High	High	Single-chip	Enabled	Enabled

Note: * If the RAME bit in the system control register (SYSCR) is cleared to 0, off-chip memory can be accessed instead.

Modes 1 and 2 are expanded modes that permit access to off-chip memory and peripheral devices. The maximum address space supported by these externally expanded modes is 64 kbytes.

In mode 3 (single-chip mode), only on-chip ROM and RAM and the on-chip register field are used. All ports are available for general-purpose input and output.

Mode 0 is inoperative in the H8/3437 Series. Avoid setting the mode pins to mode 0, and do not change the mode pin settings while the chip is operating.

3.1.2　　Mode and System Control Registers

Table 3.2 lists the registers related to the chip's operating mode: the system control register (SYSCR) and mode control register (MDCR). The mode control register indicates the inputs to the mode pins MD_1 and MD_0.

Table 3.2　　Mode and System Control Registers

Name	Abbreviation	Read/Write	Address
System control register	SYSCR	R/W	H'FFC4
Mode control register	MDCR	R	H'FFC5

HITACHI

3.2   System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

The system control register (SYSCR) is an 8-bit register that controls the operation of the chip.

Bit 7—Software Standby (SSBY): Enables transition to the software standby mode. For details, see section 22, Power-Down State.

On recovery from software standby mode by an external interrupt, the SSBY bit remains set to 1. It can be cleared by writing 0.

Bit 7: SSBY	Description
0	The SLEEP instruction causes a transition to sleep mode. (Initial value)
1	The SLEEP instruction causes a transition to software standby mode.

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the clock settling time when the chip recovers from the software standby mode by an external interrupt. During the selected time the CPU and on-chip supporting modules continue to stand by. These bits should be set according to the clock frequency so that the settling time is at least 8 ms. For specific settings, see section 22.3.3, Clock Settling Time for Exit from Software Standby Mode.

- ZTAT and Mask ROM Versions

Bit 6: STS2	Bit 5: STS1	Bit 4: STS0	Description
0	0	0	Settling time = 8,192 states (Initial value)
		1	Settling time = 16,384 states
	1	0	Settling time = 32,768 states
		1	Settling time = 65,536 states
1	0	—	Settling time = 131,072 states
	1	—	Unused

HITACHI

- F-ZTAT Version

Bit 6: STS2	Bit 5: STS1	Bit 4: STS0	Description	
0	0	0	Settling time = 8,192 states	(Initial value)
		1	Settling time = 16,384 states	
	1	0	Settling time = 32,768 states	
		1	Settling time = 65,536 states	
1	0	0	Settling time = 131,072 states	
		1	Settling time = 1,024 states	
	1	—	Unused	

Note: When 1,024 states (STS2 to STS0 = 101) is selected, the following points should be noted.

If a period exceeding øp/1,024 (e.g. øp/2,048) is specified when selecting the 8-bit timer, PWM timer, or watchdog timer clock, the counter in the timer will not count up normally when 1,024 states is specified for the settling time. To avoid this problem, set the STS value just before the transition to software standby mode (before executing the SLEEP instruction), and re-set the value of STS2 to STS0 to a value from 000 to 100 directly after software standby mode is cleared by an interrupt.

Bit 3—External Reset (XRST): Indicates the source of a reset. A reset can be generated by input of an external reset signal, or by a watchdog timer overflow when the watchdog timer is used. XRST is a read-only bit. It is set to 1 by an external reset, and cleared to 0 by watchdog timer overflow.

Bit 3: XRST	Description	
0	Reset was caused by watchdog timer overflow.	
1	Reset was caused by external input.	(Initial value)

Bit 2—NMI Edge (NMIEG): Selects the valid edge of the NMI input.

Bit 2: NMIEG	Description	
0	An interrupt is requested on the falling edge of the $\overline{\text{NMI}}$ input.	(Initial value)
1	An interrupt is requested on the rising edge of the $\overline{\text{NMI}}$ input.	

Bit 1—Host Interface Enable (HIE): Enables or disables the host interface function. When enabled, the host interface processes host-slave data transfers, operating in slave mode.

Bit 1: HIE	Description	
0	The host interface is disabled.	(Initial value)
1	The host interface is enabled (slave mode).	

59

HITACHI

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized by a reset, but is not initialized in the software standby mode.

Bit 0: RAME	Description	
0	The on-chip RAM is disabled.	
1	The on-chip RAM is enabled.	(Initial value)

3.3　Mode Control Register (MDCR)

Bit	7	6	5	4	3	2	1	0
	EXPE[*1]	—	—	—	—	—	MDS1	MDS0
Initial value	—[*2]	1	1	0	0	1	—[*2]	—[*2]
Read/Write	R/W[*2]	—	—	—	—	—	R	R

Notes: *1 H8/3437SF (S-mask model, single-power-supply on-chip flash memory version) only. Otherwise, this is a reserved bit that is always read as 1.

*2 Determined by the mode pins (MD_1 and MD_0).

The mode control register (MDCR) is an 8-bit register that indicates the operating mode of the chip.

Bit 7—Expanded Mode Enable (EXPE): Functions only in the H8/3437SF (S-mask model, single-power-supply on-chip flash memory version). For details, see section 21.1.6, Mode Control Register (MDCR).

In models other than the H8/3437SF, this is a reserved bit that cannot be modified and is always read as 1.

Bits 6 and 5—Reserved: These bits cannot be modified and are always read as 1.

Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 0.

Bit 2—Reserved: This bit cannot be modified and is always read as 1.

Bits 1 and 0—Mode Select 1 and 0 (MDS1 and MDS0): These bits indicate the values of the mode pins (MD_1 and MD_0), thereby indicating the current operating mode of the chip. MDS1 corresponds to MD_1 and MDS0 to MD_0. These bits can be read but not written. When the mode control register is read, the levels at the mode pins (MD_1 and MD_0) are latched in these bits.

60

HITACHI

3.4   Address Space Map in Each Operating Mode

Figures 3.1 and 3.2 show memory maps of the H8/3437, H8/3436, and H8/3434 in modes 1, 2, and 3.

Figure 3.1   H8/3437 Address Space Map

HITACHI

Mode 1
Expanded Mode without
On-Chip ROM

Mode 2
Expanded Mode with
On-Chip ROM

Mode 3
Single-Chip Mode

Mode 1 Expanded Mode without On-Chip ROM	Mode 2 Expanded Mode with On-Chip ROM	Mode 3 Single-Chip Mode
H'0000 Vector table	H'0000 Vector table	H'0000 Vector table
H'004B H'004C	H'004B H'004C	H'004B H'004C
External address space	On-chip ROM 49,152 bytes	On-chip ROM 49,152 bytes
	H'BFFF H'C000	H'BFFF H'C000
	Reserved*1	Reserved*1
	H'EF7F H'EF80	
	External address space	
H'F77F H'F780	H'F77F H'F780	H'F77F H'F780
On-chip RAM*2, 2,048 bytes	On-chip RAM*2, 2,048 bytes	On-chip RAM 2,048 bytes
H'FF7F H'FF80 H'FF87	H'FF7F H'FF80 H'FF87	H'FF7F
External address space	External address space	
H'FF88 On-chip register field H'FFFF	H'FF88 On-chip register field H'FFFF	H'FF88 On-chip register field H'FFFF

Notes: *1 Do not access reserved areas.
         *2 External memory can be accessed at these addresses when the RAME bit in the system
              control register (SYSCR) is cleared to 0.

Figure 3.2   H8/3436 Address Space Map

HITACHI

Mode 1 Expanded Mode without On-Chip ROM	Mode 2 Expanded Mode with On-Chip ROM	Mode 3 Single-Chip Mode
H'0000 — Vector table	H'0000 — Vector table	H'0000 — Vector table
H'004B / H'004C	H'004B / H'004C	H'004B / H'004C
External address space	On-chip ROM 32,768 bytes	On-chip ROM 32,768 bytes
	H'7FFF / H'8000	H'7FFF / H'8000
	Reserved[1]	Reserved[1]
	H'EF7F / H'EF80	
	External address space	
H'F77F / H'F780	H'F77F / H'F780	H'F77F / H'F780
Reserved[1, 2]	Reserved[1, 2]	Reserved[1]
H'FB7F	H'FB7F	H'FB80
H'FB80 — On-chip RAM[2], 1,024 bytes	H'FB80 — On-chip RAM[2], 1,024 bytes	On-chip RAM 1,024 bytes
H'FF7F	H'FF7F	H'FF7F
H'FF80 — External address space	H'FF80 — External address space	
H'FF87	H'FF87	
H'FF88 — On-chip register field	H'FF88 — On-chip register field	H'FF88 — On-chip register field
H'FFFF	H'FFFF	H'FFFF

Notes: *1 Do not access reserved areas.
*2 External memory can be accessed at these addresses when the RAME bit in the system control register (SYSCR) is cleared to 0.

Figure 3.3   H8/3434 Address Space Map

HITACHI

63

64

HITACHI

Section 4   Exception Handling

4.1   Overview

The H8/3437 Series recognizes two kinds of exceptions: interrupts and the reset. Table 4.1 indicates their priority and the timing of their hardware exception-handling sequence.

Table 4.1   Hardware Exception-Handling Sequences and Priority

Priority	Type of Exception	Detection Timing	Timing of Exception-Handling Sequence
High	Reset	Synchronized with clock	The hardware exception-handling sequence begins as soon as $\overline{RES}$ changes from low to high.
↓	Interrupt	End of instruction execution*	When an interrupt is requested, the hardware exception-handling sequence begins at the end of the current instruction, or at the end of the current hardware exception-handling sequence.
Low			

Note: * Not detected after ANDC, ORC, XORC, and LDC instructions.

4.2   Reset

4.2.1   Overview

A reset has the highest exception-handling priority. When the $\overline{RES}$ pin goes low or when there is a watchdog timer reset (when the reset option is selected for watchdog timer overflow), all current processing stops and the chip enters the reset state. The internal state of the CPU and the registers of the on-chip supporting modules are initialized. The reset exception-handling sequence starts when $\overline{RES}$ returns from low to high, or at the end of a watchdog reset pulse.

4.2.2   Reset Sequence

The reset state begins when $\overline{RES}$ goes low or a watchdog reset is generated. To ensure correct resetting, at power-on the $\overline{RES}$ pin should be held low for at least 20 ms. In a reset during operation, the $\overline{RES}$ pin should be held low for at least 10 system clock cycles. The watchdog reset pulse width is always 518 system clocks. For the pin states during a reset, see appendix D, Pin States.

65

HITACHI

The following sequence is carried out when reset exception handling begins.

1. The internal state of the CPU and the registers of the on-chip supporting modules are initialized, and the I bit in the condition code register (CCR) is set to 1.
2. The CPU loads the program counter with the first word in the vector table (stored at addresses H'0000 and H'0001) and starts program execution.

The $\overline{\text{RES}}$ pin should be held low when power is switched off, as well as when power is switched on.

Figure 4.1 indicates the timing of the reset sequence in modes 2 and 3. Figure 4.2 indicates the timing in mode 1.

Figure 4.1   Reset Sequence (Mode 2 or 3, Program Stored in On-Chip ROM)

66

HITACHI

Figure 4.2   Reset Sequence (Mode 1)

(1), (3)   Reset vector address: (1) = H'0000, (3) = H'0001
(2), (4)   Starting address of program (contents of reset vector): (2) = upper byte, (4) = lower byte
(5), (7)   Starting address of program: (5) = (2) (4), (7) = (2) (4) + 1
(6), (8)   First instruction of program: (6) = first byte, (8) = second byte

HITACHI

67

4.2.3 Disabling of Interrupts after Reset

After a reset, if an interrupt were to be accepted before initialization of the stack pointer (SP: R7), the program counter and condition code register might not be saved correctly, leading to a program crash. To prevent this, all interrupts, including NMI, are disabled immediately after a reset. The first program instruction is therefore always executed. This instruction should initialize the stack pointer (example: MOV.W #xx:16, SP).

After reset exception handling, in order to initialize the contents of CCR, a CCR manipulation instruction can be executed before an instruction to initialize the stack pointer. Immediately after execution of a CCR manipulation instruction, all interrupts including NMI are disabled. Use the next instruction to initialize the stack pointer.

4.3 Interrupts

4.3.1 Overview

The interrupt sources include nine external sources from 23 input pins (NMI, IRQ_0 to IRQ_7, and $KEYIN_0$ to $KEYIN_{15}$), and 26 internal sources in the on-chip supporting modules. Table 4.2 lists the interrupt sources in priority order and gives their vector addresses. When two or more interrupts are requested, the interrupt with highest priority is served first.

The features of these interrupts are:

- NMI has the highest priority and is always accepted. All internal and external interrupts except NMI can be masked by the I bit in the CCR. When the I bit is set to 1, interrupts other than NMI are not accepted.

- IRQ_0 to IRQ_7 can be sensed on the falling edge of the input signal, or level-sensed. The type of sensing can be selected for each interrupt individually. NMI is edge-sensed, and either the rising or falling edge can be selected.

- All interrupts are individually vectored. The software interrupt-handling routine does not have to determine what type of interrupt has occurred.

- IRQ_6 is multiplexed with 16 external sources ($KEYIN_0$ to $KEYIN_{15}$). $KEYIN_0$ to $KEYIN_{15}$ can be masked individually by user software.

- The watchdog timer can generate either an NMI or overflow interrupt, depending on the needs of the application. For details, see section 11, Watchdog Timer.

68

HITACHI

Table 4.2   Interrupts

Interrupt source		No.	Vector Table Address	Priority
NMI		3	H'0006 to H'0007	High
IRQ0		4	H'0008 to H'0009	
IRQ1		5	H'000A to H'000B	
IRQ2		6	H'000C to H'000D	
IRQ3		7	H'000E to H'000F	
IRQ4		8	H'0010 to H'0011	
IRQ5		9	H'0012 to H'0013	
IRQ6		10	H'0014 to H'0015	
IRQ7		11	H'0016 to H'0017	
16-bit free-running timer	ICIA (Input capture A)	12	H'0018 to H'0019	
	ICIB (Input capture B)	13	H'001A to H'001B	
	ICIC (Input capture C)	14	H'001C to H'001D	
	ICID (Input capture D)	15	H'001E to H'001F	
	OCIA (Output compare A)	16	H'0020 to H'0021	
	OCIB (Output compare B)	17	H'0022 to H'0023	
	FOVI (Overflow)	18	H'0024 to H'0025	
8-bit timer 0	CMI0A (Compare-match A)	19	H'0026 to H'0027	
	CMI0B (Compare-match B)	20	H'0028 to H'0029	
	OVI0 (Overflow)	21	H'002A to H'002B	
8-bit timer 1	CMI1A (Compare-match A)	22	H'002C to H'002D	
	CMI1B (Compare-match B)	23	H'002E to H'002F	
	OVI1 (Overflow)	24	H'0030 to H'0031	
Host interface	IBF1 (IDR1 receive end)	25	H'0032 to H'0033	
	IBF2 (IDR2 receive end)	26	H'0034 to H'0035	
Serial communication interface 0	ERI0 (Receive error)	27	H'0036 to H'0037	
	RXI0 (Receive end)	28	H'0038 to H'0039	
	TXI0 (TDR empty)	29	H'003A to H'003B	
	TEI0 (TSR empty)	30	H'003C to H'003D	
Serial communication interface 1	ERI1 (Receive error)	31	H'003E to H'003F	
	RXI1 (Receive end)	32	H'0040 to H'0041	
	TXI1 (TDR empty)	33	H'0042 to H'0043	
	TEI1 (TSR empty)	34	H'0044 to H'0045	
A/D converter	ADI (Conversion end)	35	H'0046 to H'0047	
Watchdog timer	WOVF (WDT overflow)	36	H'0048 to H'0049	
I^{2}C bus interface	IICI (Transfer end)	37	H'004A to H'004B	Low

Notes: 1. H'0000 and H'0001 contain the reset vector.

2. H'0002 to H'0005 are reserved in the H8/3437 Series and are not available to the user.

HITACHI

4.3.2 Interrupt-Related Registers

The interrupt-related registers are the system control register (SYSCR), IRQ sense control register (ISCR), IRQ enable register (IER), and keyboard matrix interrupt mask registers (KMIMR and KMIMRA).

Table 4.3 Registers Read by Interrupt Controller

Name	Abbreviation	Read/Write	Address
System control register	SYSCR	R/W	H'FFC4
IRQ sense control register	ISCR	R/W	H'FFC6
IRQ enable register	IER	R/W	H'FFC7
Keyboard matrix interrupt mask register	KMIMR	R/W	H'FFF1
Keyboard matrix interrupt mask register A	KMIMRA	R/W	H'FFF3

System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

The valid edge on the $\overline{\text{NMI}}$ line is controlled by bit 2 (NMIEG) in the system control register.

Bit 2—NMI Edge (NMIEG): Determines whether a nonmaskable interrupt is generated on the falling or rising edge of the $\overline{\text{NMI}}$ input signal.

Bit 2: NMIEG	Description	
0	An interrupt is generated on the falling edge of $\overline{\text{NMI}}$.	(Initial state)
1	An interrupt is generated on the rising edge of $\overline{\text{NMI}}$.	

See section 3.2, System Control Register, for information on the other SYSCR bits.

IRQ Sense Control Register (ISCR)

Bit	7	6	5	4	3	2	1	0
	IRQ7SC	IRQ6SC	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

70

HITACHI

Bits 7 to 0—IRQ$_7$ to IRQ$_0$ Sense Control (IRQ7SC to IRQ0SC): These bits determine whether $\overline{\text{IRQ}}_7$ to $\overline{\text{IRQ}}_0$ are level-sensed or sensed on the falling edge.

Bits 7 to 0: IRQ7SC to IRQ0SC	Description
0	An interrupt is generated when $\overline{\text{IRQ}}_7$ to $\overline{\text{IRQ}}_0$ inputs are low. (Initial state)
1	An interrupt is generated by the falling edge of the $\overline{\text{IRQ}}_7$ to $\overline{\text{IRQ}}_0$ inputs.

IRQ Enable Register (IER)

Bit	7	6	5	4	3	2	1	0
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 7 to 0—IRQ7 to IRQ0 Enable (IRQ7E to IRQ0E): These bits enable or disable the IRQ$_7$ to IRQ$_0$ interrupts individually.

Bits 7 to 0: IRQ7E to IRQ0E	Description
0	IRQ$_7$ to IRQ$_0$ interrupt requests are disabled. (Initial state)
1	IRQ$_7$ to IRQ$_0$ interrupt requests are enabled.

When edge sensing is selected (by setting bits IRQ7SC to IRQ0SC to 1), it is possible for an interrupt-handling routine to be executed even though the corresponding enable bit (IRQ7E to IRQ0E) is cleared to 0 and the interrupt is disabled. If an interrupt is requested while the enable bit (IRQ7E to IRQ0E) is set to 1, the request will be held pending until served. If the enable bit is cleared to 0 while the request is still pending, the request will remain pending, although new requests will not be recognized. If the interrupt mask bit (I) in the CCR is cleared to 0, the interrupt-handling routine can be executed even though the enable bit is now 0.

If execution of interrupt-handling routines under these conditions is not desired, it can be avoided by using the following procedure to disable and clear interrupt requests.

1. Set the I bit to 1 in the CCR, masking interrupts. Note that the I bit is set to 1 automatically when execution jumps to an interrupt vector.

2. Clear the desired bits from IRQ7E to IRQ0E to 0 to disable new interrupt requests.

3. Clear the corresponding IRQ7SC to IRQ0SC bits to 0, then set them to 1 again. Pending IRQn interrupt requests are cleared when I = 1 in the CCR, IRQnSC = 0, and IRQnE = 0.

HITACHI

Keyboard Matrix Interrupt Mask Register (KMIMR)

To control interrupts from a 16×16 matrix keyboard at key-sense input pins $\overline{\text{KEYIN}}_0$ to $\overline{\text{KEYIN}}_{15}$, there are two keyboard matrix interrupt mask registers, KMIMR and KMIMRA. Bits KMIMR7 to KMIMR0 in KMIMR correspond to key-sense inputs $\overline{\text{KEYIN}}_7$ to $\overline{\text{KEYIN}}_0$. Bits KMIMR15 to KMIMR8 in KMIMRA correspond to key-sense inputs $\overline{\text{KEYIN}}_{15}$ to $\overline{\text{KEYIN}}_8$. Initially, the KMIMR6 bit that corresponds to the $\overline{\text{IRQ}}_6/\overline{\text{KEYIN}}_6$ pin is in the interrupt-enabled state, and the other interrupt mask bits are in the interrupt-disabled state.

KMIMR is an 8-bit readable/writable register used in keyboard matrix scanning and sensing. This register initializes to a state in which only the input at the $\overline{\text{IRQ}}_6$ pin is enabled. To enable key-sense input interrupts from two or more pins during keyboard scanning and sensing, clear the corresponding mask bits to 0.

Bit	7	6	5	4	3	2	1	0
	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0
Initial value	1	0	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 7 to 0—Keyboard Matrix Interrupt Mask (KMIMR7 to KMIMR0): These bits control key-sense input interrupt requests KEYIN_7 to KEYIN_0.

Bits 7 to 0: KMIMR7 to KMIMR0	Description
0	Key-sense input interrupt request is enabled.
1	Key-sense input interrupt request is disabled. (Initial value)*

Note: * Except KMIMR6, which is initially 0.

Bit	7	6	5	4	3	2	1	0
	KMIMR15	KMIMR14	KMIMR13	KMIMR12	KMIMR11	KMIMR10	KMIMR9	KMIMR8
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 7 to 0—Keyboard Matrix Interrupt Mask (KMIMR15 to KMIMR8): These bits control key-sense input interrupt requests KEYIN15 to KEYIN8.

Bits 7 to 0: KMIMR15 to KMIMR8	Description
0	Key-sense input interrupt request is enabled.
1	Key-sense input interrupt request is disabled. (Initial value)

72

HITACHI

Figure 4.3 shows the relationship between the IRQ_6 interrupt, KMIMR, and KMIMRA.

Figure 4.3   KMIMR, KMIMRA, and IRQ_6 Interrupt

HITACHI

4.3.3 External Interrupts

The nine external interrupts are NMI and IRQ_0 to IRQ_7. NMI, IRQ_0, IRQ_1, IRQ_2, and IRQ_6 can be used to recover from software standby mode.

NMI: A nonmaskable interrupt is generated on the rising or falling edge of the $\overline{NMI}$ input signal regardless of whether the I (interrupt mask) bit is set in the CCR. The valid edge is selected by the NMIEG bit in the system control register. The NMI vector number is 3. In the NMI hardware exception-handling sequence the I bit in the CCR is set to 1.

IRQ_0 to IRQ_7: These interrupt signals are level-sensed or sensed on the falling edge of the input, as selected by ISCR bits IRQ0SC to IRQ7SC. These interrupts can be masked collectively by the I bit in the CCR, and can be enabled and disabled individually by setting and clearing bits IRQ0E to IRQ7E in the IRQ enable register.

The $\overline{IRQ_6}$ input signal can be logically ORed internally with the key sense input signals. When $\overline{KEYIN_0}$ to $\overline{KEYIN_{15}}$ pins ($P6_0$ to $P6_7$ and PA_0 to PA_7) are used for key sense input, the corresponding KMIMR bits should be cleared to 0 to enable the corresponding key sense input interrupts. KMIMR bits corresponding to unused key sense inputs should be set to 1 to disable the interrupts. All 16 key sense interrupts are combined into a single IRQ_6 interrupt.

When one of these interrupts is accepted, the I bit is set to 1. IRQ_0 to IRQ_7 have interrupt vector numbers 4 to 11. They are prioritized in order from IRQ_7 (low) to IRQ_0 (high). For details, see table 4.2.

Interrupts IRQ_0 to IRQ_7 do not depend on whether pins $\overline{IRQ_0}$ to $\overline{IRQ_7}$ are input or output pins. When using external interrupts IRQ_0 to IRQ_7, clear the corresponding DDR bits to 0 to set these pins to the input state, and do not use these pins as input or output pins for the timers, serial communication interface, I²C bus interface, host interface, or A/D converter.

4.3.4 Internal Interrupts

Twenty-six internal interrupts can be requested by the on-chip supporting modules. Each interrupt source has its own vector number, so the interrupt-handling routine does not have to determine which interrupt has occurred. All internal interrupts are masked when the I bit in the CCR is set to 1. When one of these interrupts is accepted, the I bit is set to 1 to mask further interrupts (except $\overline{NMI}$). The vector numbers are 12 to 37. For the priority order, see table 4.2.

HITACHI

4.3.5　Interrupt Handling

Interrupts are controlled by an interrupt controller that arbitrates between simultaneous interrupt requests, commands the CPU to start the hardware interrupt exception-handling sequence, and furnishes the necessary vector number. Figure 4.4 shows a block diagram of the interrupt controller.

Figure 4.4　Block Diagram of Interrupt Controller

The IRQ interrupts and interrupts from the on-chip supporting modules (except for reset selected for a watchdog timer overflow) all have corresponding enable bits. When the enable bit is cleared to 0, the interrupt signal is not sent to the interrupt controller, so the interrupt is ignored. These interrupts can also all be masked by setting the CPU's interrupt mask bit (I) to 1. Accordingly, these interrupts are accepted only when their enable bit is set to 1 and the I bit is cleared to 0.

The nonmaskable interrupt (NMI) is always accepted, except in the reset state and hardware standby mode.

HITACHI

When an NMI or another enabled interrupt is requested, the interrupt controller transfers the interrupt request to the CPU and indicates the corresponding vector number. (When two or more interrupts are requested, the interrupt controller selects the vector number of the interrupt with the highest priority.) When notified of an interrupt request, at the end of the current instruction or current hardware exception-handling sequence, the CPU starts the hardware exception-handling sequence for the interrupt and latches the vector number.

Figure 4.5 is a flowchart of the interrupt (and reset) operations. Figure 4.7 shows the interrupt timing sequence for the case in which the software interrupt-handling routine is in on-chip ROM and the stack is in on-chip RAM.

1. An interrupt request is sent to the interrupt controller when an NMI interrupt occurs, and when an interrupt occurs on an IRQ input line or in an on-chip supporting module provided the enable bit of that interrupt is set to 1.

2. The interrupt controller checks the I bit in CCR and accepts the interrupt request if the I bit is cleared to 0. If the I bit is set to 1 only NMI requests are accepted; other interrupt requests remain pending.

3. Among all accepted interrupt requests, the interrupt controller selects the request with the highest priority and passes it to the CPU. Other interrupt requests remain pending.

4. When it receives the interrupt request, the CPU waits until completion of the current instruction or hardware exception-handling sequence, then starts the hardware exception-handling sequence for the interrupt and latches the interrupt vector number.

5. In the hardware exception-handling sequence, the CPU first pushes the PC and CCR onto the stack. See figure 4.6. The stacked PC indicates the address of the first instruction that will be executed on return from the software interrupt-handling routine.

6. Next the I bit in CCR is set to 1, masking all further interrupts except NMI.

7. The vector address corresponding to the vector number is generated, the vector table entry at this vector address is loaded into the program counter, and execution branches to the software interrupt-handling routine at the address indicated by that entry.

HITACHI

Figure 4.5   Hardware Interrupt-Handling Sequence

77

HITACHI

Figure 4.6   Usage of Stack in Interrupt Handling

The CCR is comprised of one byte, but when it is saved to the stack, it is treated as one word of data. During interrupt processing, two identical bytes of CCR data are saved to the stack to create one word of data. When the RTE instruction is executed to restore the value from the stack, the byte located at the even address is loaded into CCR, and the byte located at the odd address is ignored.

HITACHI

Figure 4.7   Timing of Interrupt Sequence

(1)   Instruction prefetch address (Pushed on stack. Instruction is executed on return from interrupt-handling routine.)
(2) (4)   Instruction code (Not executed)
(3)   Instruction prefetch address (Not executed)
(5)   SP–2
(6)   SP–4
(7)   CCR
(8)   Address of vector table entry
(9)   Vector table entry (address of first instruction of interrupt-handling routine)
(10)   First instruction of interrupt-handling routine

HITACHI

4.3.6 Interrupt Response Time

Table 4.4 indicates the number of states that elapse from an interrupt request signal until the first instruction of the software interrupt-handling routine is executed. Since on-chip memory is accessed 16 bits at a time, very fast interrupt service can be obtained by placing interrupt-handling routines in on-chip ROM and the stack in on-chip RAM.

Table 4.4 Number of States before Interrupt Service

No.	Reason for Wait	Number of States	
		On-Chip Memory	External Memory
1	Interrupt priority decision	2[*3]	2[*3]
2	Wait for completion of current instruction[*1]	1 to 13	5 to 17[*2]
3	Save PC and CCR	4	12[*2]
4	Fetch vector	2	6[*2]
5	Fetch instruction	4	12[*2]
6	Internal processing	4	4
	Total	17 to 29	41 to 53[*2]

Notes: *1 These values do not apply if the current instruction is EEPMOV.

   *2 If wait states are inserted in external memory access, add the number of wait states.

   *3 1 for internal interrupts.

HITACHI

4.3.7 Precaution

Note that the following type of contention can occur in interrupt handling.

When software clears the enable bit of an interrupt to 0 to disable the interrupt, the interrupt becomes disabled after execution of the clearing instruction. If an enable bit is cleared by a BCLR or MOV instruction, for example, and the interrupt is requested during execution of that instruction, at the instant when the instruction ends the interrupt is still enabled, so after execution of the instruction, the hardware exception-handling sequence is executed for the interrupt. If a higher-priority interrupt is requested at the same time, however, the hardware exception-handling sequence is executed for the higher-priority interrupt and the interrupt that was disabled is ignored.

Similar considerations apply when an interrupt request flag is cleared to 0.

Figure 4.8 shows an example in which the OCIAE bit is cleared to 0.

Figure 4.8   Contention between Interrupt and Disabling Instruction

The above contention does not occur if the enable bit or flag is cleared to 0 while the interrupt mask bit (I) is set to 1.

81

HITACHI

4.4　Note on Stack Handling

In word access, the least significant bit of the address is always assumed to be 0. The stack is always accessed by word access. Care should be taken to keep an even value in the stack pointer (general register R7). Use the PUSH and POP (or MOV.W Rn, @–SP and MOV.W @SP+, Rn) instructions to push and pop registers on the stack.

Setting the stack pointer to an odd value can cause programs to crash. Figure 4.9 shows an example of damage caused when the stack pointer contains an odd address.

Figure 4.9　Example of Damage Caused by Setting an Odd Address in R7

HITACHI

Section 5   Wait-State Controller

5.1   Overview

The H8/3437 Series has an on-chip wait-state controller that enables insertion of wait states into bus cycles for interfacing to low-speed external devices.

5.1.1   Features

Features of the wait-state controller are listed below.

- Three selectable wait modes: programmable wait mode, pin auto-wait mode, and pin wait mode
- Automatic insertion of zero to three wait states

5.1.2   Block Diagram

Figure 5.1 shows a block diagram of the wait-state controller.

Figure 5.1   Block Diagram of Wait-State Controller

HITACHI

5.1.3 Input/Output Pins

Table 5.1 summarizes the wait-state controller's input pin.

Table 5.1 Wait-State Controller Pins

Name	Abbreviation	I/O	Function
Wait	$\overline{\text{WAIT}}$	Input	Wait request signal for access to external addresses

5.1.4 Register Configuration

Table 5.2 summarizes the wait-state controller's register.

Table 5.2 Register Configuration

Address	Name	Abbreviation	R/W	Initial Value
H'FFC2	Wait-state control register	WSCR	R/W	H'08

5.2 Register Description

5.2.1 Wait-State Control Register (WSCR)

WSCR is an 8-bit readable/writable register that selects the wait mode for the wait-state controller (WSC) and specifies the number of wait states. It also controls RAM area setting for dual-power-supply flash memory, selection/non-selection of single-power-supply flash memory control registers, and frequency division of the clock signals supplied to the supporting modules.

Bit	7	6	5	4	3	2	1	0
	RAMS[*1]	RAM0[*1]	CKDBL	FLSHE[*2]	WMS1	WMS0	WC1	WC0
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Notes: *1 These bits are valid only in the H8/3437F and H8/3434F (dual-power-supply on-chip flash memory versions).
　　　 *2 This bit is valid only in the H8/3437SF (S-mask model, single-power-supply on-chip flash memory version).

WSCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

84

HITACHI

Bit 7—RAM Select (RAMS)
Bit 6—RAM Area Select (RAM0)
Bits 7 and 6 select a RAM area for emulation of dual-power-supply flash memory updates. For details, see the flash memory description in section 19, 20, ROM.

Bit 5—Clock Double (CKDBL): Controls frequency division of clock signals supplied to supporting modules. For details, see section 6, Clock Pulse Generator.

Bit 4—Flash Memory Control Register Enable (FLSHE): Controls selection/non-selection of single-power-supply flash memory control registers. For details, see the description of flash memory in section 21, ROM. In models other than the H8/3437SF, this bit is reserved, but it can be written and read; its initial value is 0.

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1/0): These bits select the wait mode.

Bit 3: WMS1	Bit 2: WMS0	Description	
0	0	Programmable wait mode	
	1	No wait states inserted by wait-state controller	
1	0	Pin wait mode	(Initial value)
	1	Pin auto-wait mode	

Bits 1 and 0—Wait Count 1 and 0 (WC1/0): These bits select the number of wait states inserted in access to external address areas.

Bit 1: WC1	Bit 0: WC0	Description	
0	0	No wait states inserted by wait-state controller	(Initial value)
	1	1 state inserted	
1	0	2 states inserted	
	1	3 states inserted	

85

HITACHI

5.3   Wait Modes

Programmable Wait Mode: The number of wait states (T_W) selected by bits WC1 and WC0 are inserted in all accesses to external addresses. Figure 5.2 shows the timing when the wait count is 1 (WC1 = 0, WC0 = 1).

Figure 5.2   Programmable Wait Mode

HITACHI

Pin Wait Mode: In all accesses to external addresses, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted. If the $\overline{\text{WAIT}}$ pin is low at the fall of the system clock (ø) in the last of these wait states, an additional wait state is inserted. If the $\overline{\text{WAIT}}$ pin remains low, wait states continue to be inserted until the $\overline{\text{WAIT}}$ signal goes high.

Pin wait mode is useful for inserting four or more wait states, or for inserting different numbers of wait states for different external devices.

Figure 5.3 shows the timing when the wait count is 1 (WC1 = 0, WC0 = 1) and one additional wait state is inserted by $\overline{\text{WAIT}}$ input.

Figure 5.3   Pin Wait Mode

HITACHI

Pin Auto-Wait Mode: If the $\overline{\text{WAIT}}$ pin is low, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted.

In pin auto-wait mode, if the $\overline{\text{WAIT}}$ pin is low at the fall of the system clock (ϕ) in the T_2 state, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted. No additional wait states are inserted even if the $\overline{\text{WAIT}}$ pin remains low. Pin auto-wait mode can be used for an easy interface to low-speed memory, simply by routing the chip select signal to the $\overline{\text{WAIT}}$ pin.

Figure 5.4 shows the timing when the wait count is 1.

Figure 5.4 Pin Auto-Wait Mode

HITACHI

Section 6   Clock Pulse Generator

6.1   Overview

The H8/3437 Series has a built-in clock pulse generator (CPG) consisting of an oscillator circuit, a duty adjustment circuit, and a divider and a prescaler that generates clock signals for the on-chip supporting modules.

6.1.1   Block Diagram

Figure 6.1 shows a block diagram of the clock pulse generator.

Figure 6.1   Block Diagram of Clock Pulse Generator

Input an external clock signal to the EXTAL pin, or connect a crystal resonator to the XTAL and EXTAL pins. The system clock frequency (ø) will be the same as the input frequency. This same system clock frequency (ø$_P$) can be supplied to timers and other supporting modules, or it can be divided by two. The selection is made by software, by controlling the CKDBL bit.

HITACHI

89

6.1.2 Wait-State Control Register (WSCR)

WSCR is an 8-bit readable/writable register that controls frequency division of the clock signals supplied to the supporting modules. It also controls wait state controller wait settings, RAM area setting for dual-power-supply flash memory, and selection/non-selection of single-power-supply flash memory control registers.

WSCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit	7	6	5	4	3	2	1	0
	RAMS[*1]	RAM0[*1]	CKDBL	FLSHE[*2]	WMS1	WMS0	WC1	WC0
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Notes: *1 These bits are valid only in the H8/3437F and H8/3434F (dual-power-supply on-chip flash memory versions).

*2 This bit is valid only in the H8/3437SF (S-mask model, single-power-supply on-chip flash memory version).

Bit 7—RAM Select (RAMS)
Bit 6—RAM Area Select (RAM0)
Bits 7 and 6 select a RAM area for emulation of dual-power-supply flash memory updates. For details, see the flash memory description in section 19, 20, ROM.

Bit 5—Clock Double (CKDBL): Controls the frequency division of clock signals supplied to supporting modules.

Bit 5: CKDBL	Description
0	The undivided system clock (ø) is supplied as the clock ($ø_P$) for supporting modules. (Initial value)
1	The system clock (ø) is divided by two and supplied as the clock ($ø_P$) for supporting modules.

Bit 4—Flash Memory Control Register Enable (FLSHE): Controls selection/non-selection of single-power-supply flash memory control registers. For details, see the description of flash memory in section 21, ROM. In models other than the H8/3437SF, this bit is reserved, but it can be written and read; its initial value is 0.

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1/0)
Bits 1 and 0—Wait Count 1 and 0 (WC1/0)
These bits control wait-state insertion. For details, see section 5, Wait-State Controller.

90

HITACHI

6.2 Oscillator Circuit

6.2.1 Oscillator (Generic Device)

If an external crystal is connected across the EXTAL and XTAL pins, the on-chip oscillator circuit generates a system clock signal. Alternatively, an external clock signal can be applied to the EXTAL pin.

Connecting an External Crystal

Circuit Configuration: An external crystal can be connected as in the example in figure 6.2. Table 6.1 indicates the appropriate damping resistance Rd. An AT-cut parallel resonance crystal should be used.

Figure 6.2   Connection of Crystal Oscillator (Example)

Table 6.1   Damping Resistance

Frequency (MHz)	2	4	8	10	12	16
Rd max (Ω)	1 k	500	200	0	0	0

Crystal Oscillator: Figure 6.3 shows an equivalent circuit of the crystal resonator. The crystal resonator should have the characteristics listed in table 6.2.

HITACHI

Figure 6.3   Equivalent Circuit of External Crystal

Table 6.2   External Crystal Parameters

Frequency (MHz)	2	4	8	10	12	16
Rs max (Ω)	500	120	80	70	60	50
C_0 (pF)	7 pF max	7 pF max	7 pF max	7 pF max	7 pF max	7 pF max

Use a crystal with the same frequency as the desired system clock frequency (ø).

Note on Board Design: When an external crystal is connected, other signal lines should be kept away from the crystal circuit to prevent induction from interfering with correct oscillation. See figure 6.4. The crystal and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins.

Figure 6.4   Notes on Board Design around External Crystal

92

HITACHI

Input of External Clock Signal

Circuit Configuration: An external clock signal can be input as shown in the examples in figure 6.5. In example (b) in figure 6.5, the external clock signal should be kept high during standby.

If the XTAL pin is left open, make sure the stray capacitance does not exceed 10 pF.

(a) Connections with XTAL pin left open

(b) Connections with inverted clock input at XTAL pin

Figure 6.5   External Clock Input (Example)

HITACHI

External Clock Input: The external clock signal should have the same frequency as the desired system clock (ø). Clock timing parameters are given in table 6.3 and figure 6.6.

Table 6.3 Clock Timing

Item	Symbol	V_{CC} = 2.7 to 5.5 V Min	Max	V_{CC} = 4.0 to 5.5 V Min	Max	V_{CC} = 5.0 V ±10% Min	Max	Unit	Test Conditions
Low pulse width of external clock input	t_{EXL}	40	—	30	—	20	—	ns	Figure 6.6
High pulse width of external clock input	t_{EXH}	40	—	30	—	20	—	ns	
External clock rise time	t_{EXr}	—	10	—	10	—	5	ns	
External clock fall time	t_{EXf}	—	10	—	10	—	5	ns	
Clock pulse width low	t_{CL}	0.3	0.7	0.3	0.7	0.3	0.7	t_{cyc}	ø ≥ 5 MHz Figure
		0.4	0.6	0.4	0.6	0.4	0.6	t_{cyc}	ø < 5 MHz 23.7
Clock pulse width high	t_{CH}	0.3	0.7	0.3	0.7	0.3	0.7	t_{cyc}	ø ≥ 5 MHz
		0.4	0.6	0.4	0.6	0.4	0.6	t_{cyc}	ø < 5 MHz

Figure 6.6   External Clock Input Timing

Table 6.4 lists the external clock output stabilization delay time. Figure 6.7 shows the timing for the external clock output stabilization delay time. The oscillator and duty correction circuit have the function of regulating the waveform of the external clock input to the EXTAL pin. When the specified clock signal is input to the EXTAL pin, internal clock signal output is confirmed after the elapse of the external clock output stabilization delay time (t_{DEXT}). As clock signal output is not confirmed during the t_{DEXT} period, the reset signal should be driven low and the reset state maintained during this time.

94

HITACHI

Table 6.4　External Clock Output Stabilization Delay Time

Conditions: $V_{CC} = 2.7$ to 5.5 V, $AV_{CC} = 2.7$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V

Item	Symbol	Min	Max	Unit	Notes
External clock output stabilization delay time	t_{DEXT}*	500	—	µs	Figure 6.7

Note: * t_{DEXT} includes a 10 t_{cyc} $\overline{RES}$ pulse width (t_{RESW}).

Note: * t_{DEXT} includes a 10 t_{cyc} $\overline{RES}$ pulse width (t_{RESW}).

Figure 6.7　External Clock Output Stabilization Delay Time

6.2.2　Oscillator Circuit (H8/3437S)

If an external crystal is connected across the EXTAL and XTAL pins, the on-chip oscillator circuit generates a system clock signal. Alternatively, an external clock signal can be applied to the EXTAL pin.

Connecting an External Crystal

Circuit Configuration: An external crystal can be connected as in the example in figure 6.8. Table 6.5 indicates the appropriate damping resistance Rd. An AT-cut parallel resonance crystal should be used.

95

HITACHI

Figure 6.8   Connection of Crystal Oscillator (Example)

Table 6.5   Damping Resistance

Frequency (MHz)	2	4	8	10
Rd max (Ω)	1 k	500	200	0

Crystal Oscillator: Figure 6.9 shows an equivalent circuit of the crystal resonator. The crystal resonator should have the characteristics listed in table 6.6.

Figure 6.9   Equivalent Circuit of External Crystal

Table 6.6   External Crystal Parameters

Frequency (MHz)	2	4	8	10
Rs max (Ω)	500	120	80	70
C_0 (pF)	7 pF max	7 pF max	7 pF max	7 pF max

Use a crystal with the same frequency as the desired system clock frequency (ø).

Note on Board Design: When an external crystal is connected, other signal lines should be kept away from the crystal circuit to prevent induction from interfering with correct oscillation. See figure 6.10. The crystal and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins.

96

HITACHI

Figure 6.10   Notes on Board Design around External Crystal

Input of External Clock Signal

Circuit Configuration: An external clock signal can be input as shown in the examples in figure 6.11. In example (b) in figure 6.11, the external clock signal should be kept high during standby.

If the XTAL pin is left open, make sure the stray capacitance does not exceed 10 pF.

Figure 6.11   External Clock Input (Example)

HITACHI

External Clock Input: The external clock signal should have the same frequency as the desired system clock (ø). Clock timing parameters are given in table 6.7 and figure 6.12.

Table 6.7　Clock Timing

| Item | Symbol | V_{CC} = 3.0 to 5.5 V | | Unit | Test Conditions | |
		Min	Max			
Low pulse width of external clock input	t_{EXL}	40	—	ns	Figure 6.12	
High pulse width of external clock input	t_{EXH}	40	—	ns		
External clock rise time	t_{EXr}	—	10	ns		
External clock fall time	t_{EXf}	—	10	ns		
Clock pulse width low	t_{CL}	0.3	0.7	t_{cyc}	ø ≥ 5 MHz	Figure 23.7
		0.4	0.6	t_{cyc}	ø < 5 MHz	
Clock pulse width high	t_{CH}	0.3	0.7	t_{cyc}	ø ≥ 5 MHz	
		0.4	0.6	t_{cyc}	ø < 5 MHz	

Figure 6.12　External Clock Input Timing

Table 6.8 lists the external clock output stabilization delay time. Figure 6.13 shows the timing for the external clock output stabilization delay time. The oscillator and duty correction circuit have the function of regulating the waveform of the external clock input to the EXTAL pin. When the specified clock signal is input to the EXTAL pin, internal clock signal output is confirmed after the elapse of the external clock output stabilization delay time (t_{DEXT}). As clock signal output is not confirmed during the t_{DEXT} period, the reset signal should be driven low and the reset state maintained during this time.

98

HITACHI

Table 6.8   External Clock Output Stabilization Delay Time

Conditions: V_{CC} = 3.0 to 5.5 V, AV_{CC} = 2.7 to 5.5 V, V_{SS} = AV_{SS} = 0 V

Item	Symbol	Min	Max	Unit	Notes
External clock output stabilization delay time	t_{DEXT}*	500	—	µs	Figure 6.13

Note: * t_{DEXT} includes a 10 t_{cyc} $\overline{RES}$ pulse width (t_{RESW}).

Note: * t_{DEXT} includes a 10 t_{cyc} $\overline{RES}$ pulse width (t_{RESW}).

Figure 6.13   External Clock Output Stabilization Delay Time

6.3   Duty Adjustment Circuit

When the clock frequency is 5 MHz or above, the duty adjustment circuit adjusts the duty cycle of the signal from the oscillator circuit to generate the system clock (ø).

6.4   Prescaler

The clock for the on-chip supporting modules ($ø_P$) has either the same frequency as the system clock (ø) or this frequency divided by two, depending on the CKDBL bit. The prescaler divides the frequency of $ø_P$ to generate internal clock signals with frequencies from $ø_P/2$ to $ø_P/4096$.

HITACHI

100

HITACHI

Section 7   I/O Ports

7.1   Overview

The H8/3437 Series has eight 8-bit input/output ports, one 7-bit input/output port, and one 3-bit input/output port, and are 8-bit input port.

Table 7.1 lists the functions of each port in each operating mode. As table 7.1 indicates, the port pins are multiplexed, and the pin functions differ depending on the operating mode.

Each port has a data direction register (DDR) that selects input or output, and a data register (DR) that stores output data. If bit manipulation instructions will be executed on the port data direction registers, see "Notes on Bit Manipulation Instructions" in section 2.5.5, Bit Manipulations.

Ports 1, 2, 3, 4, 6, 9, A, and B can drive one TTL load and a 90-pF capacitive load. Ports 5 and 8 can drive one TTL load and a 30-pF capacitive load. Ports 1 and 2 can drive LEDs (with 10-mA current sink). Ports 1 to 6, 8, 9, A, and B can drive a darlington transistor. Ports 1 to 3, 6, A, and B have built-in MOS pull-up transistors.

For block diagrams of the ports, see appendix C, I/O Port Block Diagrams.

Pins $P8_6$ in port 8, $P9_7$ in port 9, and PA_4, PA_5, PA_6, and PA_7 in port A can be driven to operate as bus buffers. For details, see section 13, I^2C Bus Interface.

HITACHI

Table 7.1 Port Functions

Port	Description	Pins	Expanded Modes		Single-Chip Mode
			Mode 1	**Mode 2**	**Mode 3**
Port 1	• 8-bit I/O port • Can drive LEDs • Built-in input pull-ups	$P1_7$ to $P1_0/A_7$ to A_0	Lower address output (A_7 to A_0)	Lower address output (A_7 to A_0) or general input	General input/output
Port 2	• 8-bit I/O port • Can drive LEDs • Built-in input pull-ups	$P2_7$ to $P2_0/A_{15}$ to A_8	Upper address output (A_{15} to A_8)	Upper address output (A_{15} to A_8) or general input	General input/output
Port 3	• 8-bit I/O port • Built-in input pull-ups • HIF data bus	$P3_7$ to $P3_0/$ D_7 to $D_0/$ HDB_7 to HDB_0	Data bus (D_7 to D_0)	Data bus (D_7 to D_0)	HIF data bus (HDB_7 to HDB_0) or general input/output
Port 4	• 8-bit I/O port	$P4_7/PW_1$ $P4_6/PW_0$	PWM timer 0/1 output (PW_0, PW_1), or general input/output		
		$P4_5/TMRI_1/HIRQ_{12}$ $P4_4/TMO_1/HIRQ_1$ $P4_3/TMCI_1/HIRQ_{11}$	8-bit timer 1 input/output ($TMCI_1$, TMO_1, $TMRI_1$), host processor interrupt request output from HIF ($HIRQ_{11}$, $HIRQ_1$, $HIRQ_{12}$), or general input/output		
		$P4_2/TMRI_0$ $P4_1/TMO_0$ $P4_0/TMCI_0$	8-bit timer 0 input/output ($TMCI_0$, TMO_0, $TMRI_0$) or general input/output		
Port 5	• 3-bit I/O port	$P5_2/SCK_0$ $P5_1/RxD_0$ $P5_0/TxD_0$	Serial communication interface 0 input/output (TxD_0, RxD_0, SCK_0) or general input/output		
Port 6	• 8-bit I/O port • Built-in input pull-ups • Key-sense interrupt inputs	$P6_7/\overline{KEYIN_7}/\overline{IRQ_7}$ $P6_6/\overline{KEYIN_6}/FTOB/\overline{IRQ_6}$ $P6_5/\overline{KEYIN_5}/FTID$ $P6_4/\overline{KEYIN_4}/FTIC$ $P6_3/\overline{KEYIN_3}/FTIB$ $P6_2/\overline{KEYIN_2}/FTIA$ $P6_1/\overline{KEYIN_1}/FTOA$ $P6_0/\overline{KEYIN_0}/FTCI$	16-bit free-running timer input/output (FTCI, FTOA, FTIA, FTIB, FTIC, FTID, FTOB), key-sense interrupt input ($\overline{KEYIN_7}$ to $\overline{KEYIN_0}$), external interrupt input ($\overline{IRQ_7}$, $\overline{IRQ_6}$), or general input/output		
Port 7	• 8-bit I/O port	$P7_7/AN_7/DA_1$ $P7_6/AN_6/DA_0$	Analog input to A/D converter (AN_7, AN_6), analog output from D/A converter (DA_1, DA_0), or general input		
		$P7_5$ to $P7_0/$ AN_5 to AN_0	Analog input to A/D converter (AN_5 to AN_0) or general input		

HITACHI

| Port | Description | Pins | Expanded Modes | | Single-Chip Mode |
			Mode 1	Mode 2	Mode 3
Port 8	• 7-bit I/O port • Can drive a bus line ($P8_6$)	$P8_6/\overline{IRQ_5}/SCK_1/SCL$ $P8_5/\overline{IRQ_4}/RxD_1/\overline{CS_2}$ $P8_4/\overline{IRQ_3}/TxD_1/\overline{IOW}$	Serial communication interface 1 input/output (TxD_1, RxD_1, SCK_1), HIF control input ($\overline{CS_2}$, $\overline{IOW}$), I^2C clock input/output (SCL), external interrupt input ($\overline{IRQ_5}$ to $\overline{IRQ_3}$), or general input/output		
		$P8_3/\overline{IOR}$ $P8_2/\overline{CS_1}$ $P8_1/GA_{20}$ $P8_0/HA_0$	HIF control input/output (HA_0, GA_{20}, $\overline{CS_1}$, $\overline{IOR}$), or general input/output		
Port 9	• 8-bit I/O port • Can drive a bus line ($P9_7$)	$P9_7/\overline{WAIT}/SDA$	Expanded data bus control input ($\overline{WAIT}$), I^2C data input/output (SDA), or general input/output		I^2C data input/output (SDA) or general input/output
		$P9_6/ø$	System clock (ø) output	System clock (ø) output	ø output or general input
		$P9_5/\overline{AS}$ $P9_4/\overline{WR}$ $P9_3/\overline{RD}$	Expanded data bus control output ($\overline{RD}$, $\overline{WR}$, $\overline{AS}$)		General input/output
		$P9_2/\overline{IRQ_0}$ $P9_1/\overline{IRQ_1}/\overline{EIOW}$ $P9_0/\overline{IRQ_2}/\overline{ECS_2}/\overline{ADTRG}$	HIF control input ($\overline{ECS_2}$, $\overline{EIOW}$), trigger input to A/D converter ($\overline{ADTRG}$), external interrupt input ($\overline{IRQ_2}$ to $\overline{IRQ_0}$), or general input/output		
Port A	• 8-bit I/O port • Built-in input pull-ups • Key-sense interrupt inputs • Can drive bus lines (PA_4, PA_5, PA_6, PA_7)	PA_7 to $PA_0/$ $\overline{KEYIN_{15}}$ to $\overline{KEYIN_8}$	Key-sense interrupt input ($\overline{KEYIN_{15}}$ to $\overline{KEYIN_8}$) or general input/output		
Port B	• 8-bit I/O port • HIF data bus • Built-in input pull-up MOS	PB_7 to $PB_0/$ XDB_7 to XDB_0	HIF data bus (XDB_7 to XDB_0) or general input/output		General input/output

HITACHI

7.2 Port 1

7.2.1 Overview

Port 1 is an 8-bit input/output port with the pin configuration shown in figure 7.1. The pin functions differ depending on the operating mode.

Port 1 has built-in, programmable MOS input pull-up transistors that can be used in modes 2 and 3.

Pins in port 1 can drive one TTL load and a 90-pF capacitive load. They can also drive LEDs and darlington transistors.

	Port 1 pins	Pin configuration in mode 1 (expanded mode with on-chip ROM disabled)	Pin configuration in mode 2 (expanded mode with on-chip ROM enabled)
Port 1	$P1_7/A_7$	A_7 (output)	A_7 (output)/$P1_7$ (input)
	$P1_6/A_6$	A_6 (output)	A_6 (output)/$P1_6$ (input)
	$P1_5/A_5$	A_5 (output)	A_5 (output)/$P1_5$ (input)
	$P1_4/A_4$	A_4 (output)	A_4 (output)/$P1_4$ (input)
	$P1_3/A_3$	A_3 (output)	A_3 (output)/$P1_3$ (input)
	$P1_2/A_2$	A_2 (output)	A_2 (output)/$P1_2$ (input)
	$P1_1/A_1$	A_1 (output)	A_1 (output)/$P1_1$ (input)
	$P1_0/A_0$	A_0 (output)	A_0 (output)/$P1_0$ (input)

Pin configuration in mode 3 (single-chip mode)

$P1_7$ (input/output)

$P1_6$ (input/output)

$P1_5$ (input/output)

$P1_4$ (input/output)

$P1_3$ (input/output)

$P1_2$ (input/output)

$P1_1$ (input/output)

$P1_0$ (input/output)

Figure 7.1 Port 1 Pin Configuration

104

HITACHI

7.2.2 Register Configuration and Descriptions

Table 7.2 summarizes the port 1 registers.

Table 7.2 Port 1 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 1 data direction register	P1DDR	W	H'FF (mode 1) H'00 (modes 2 and 3)	H'FFB0
Port 1 data register	P1DR	R/W	H'00	H'FFB2
Port 1 input pull-up control register	P1PCR	R/W	H'00	H'FFAC

Port 1 Data Direction Register (P1DDR)

Bit	7	6	5	4	3	2	1	0
	$P1_7DDR$	$P1_6DDR$	$P1_5DDR$	$P1_4DDR$	$P1_3DDR$	$P1_2DDR$	$P1_1DDR$	$P1_0DDR$
Mode 1								
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	—	—	—	—	—
Modes 2 and 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P1DDR controls the input/output direction of each pin in port 1.

Mode 1: The P1DDR values are fixed at 1. Port 1 consists of lower address output pins. P1DDR values cannot be modified and are always read as 1.

In hardware standby mode, the address bus is in the high-impedance state.

Mode 2: A pin in port 1 is used for address output if the corresponding P1DDR bit is set to 1, and for general input if this bit is cleared to 0.

Mode 3: A pin in port 1 is used for general output if the corresponding P1DDR bit is set to 1, and for general input if this bit is cleared to 0.

In modes 2 and 3, P1DDR is a write-only register. Read data is invalid. If read, all bits always read 1. P1DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a P1DDR bit is set to 1, the corresponding pin remains in the output state.

105

HITACHI

Port 1 Data Register (P1DR)

Bit	7	6	5	4	3	2	1	0
	$P1_7$	$P1_6$	$P1_5$	$P1_4$	$P1_3$	$P1_2$	$P1_1$	$P1_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P1DR is an 8-bit register that stores data for pins $P1_7$ to $P1_0$. When a P1DDR bit is set to 1, if port 1 is read, the value in P1DR is obtained directly, regardless of the actual pin state. When a P1DDR bit is cleared to 0, if port 1 is read the pin state is obtained.

P1DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

Port 1 Input Pull-Up Control Register (P1PCR)

Bit	7	6	5	4	3	2	1	0
	$P1_7PCR$	$P1_6PCR$	$P1_5PCR$	$P1_4PCR$	$P1_3PCR$	$P1_2PCR$	$P1_1PCR$	$P1_0PCR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P1PCR is an 8-bit readable/writable register that controls the input pull-up transistors in port 1. If a P1DDR bit is cleared to 0 (designating input) and the corresponding P1PCR bit is set to 1, the input pull-up transistor is turned on.

P1PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

106

HITACHI

7.2.3　Pin Functions in Each Mode

Port 1 has different pin functions in different modes. A separate description for each mode is given below.

Pin Functions in Mode 1: In mode 1 (expanded mode with on-chip ROM disabled), port 1 is automatically used for lower address output (A_7 to A_0). Figure 7.2 shows the pin functions in mode 1.

Figure 7.2　Pin Functions in Mode 1 (Port 1)

HITACHI

Mode 2: In mode 2 (expanded mode with on-chip ROM enabled), port 1 can provide lower address output pins and general input pins. Each pin becomes a lower address output pin if its P1DDR bit is set to 1, and a general input pin if this bit is cleared to 0. Following a reset, all pins are input pins. To be used for address output, their P1DDR bits must be set to 1. Figure 7.3 shows the pin functions in mode 2.

Port 1	When P1DDR = 1	When P1DDR = 0
	A_7 (output)	$P1_7$ (input)
	A_6 (output)	$P1_6$ (input)
	A_5 (output)	$P1_5$ (input)
	A_4 (output)	$P1_4$ (input)
	A_3 (output)	$P1_3$ (input)
	A_2 (output)	$P1_2$ (input)
	A_1 (output)	$P1_1$ (input)
	A_0 (output)	$P1_0$ (input)

Figure 7.3 Pin Functions in Mode 2 (Port 1)

Mode 3: In mode 3 (single-chip mode), the input or output direction of each pin can be selected individually. A pin becomes a general input pin when its P1DDR bit is cleared to 0 and a general output pin when this bit is set to 1. Figure 7.4 shows the pin functions in mode 3.

Port 1

$P1_7$ (input/output)
$P1_6$ (input/output)
$P1_5$ (input/output)
$P1_4$ (input/output)
$P1_3$ (input/output)
$P1_2$ (input/output)
$P1_1$ (input/output)
$P1_0$ (input/output)

Figure 7.4 Pin Functions in Mode 3 (Port 1)

108

HITACHI

7.2.4 Input Pull-Up Transistors

Port 1 has built-in programmable input pull-up transistors that are available in modes 2 and 3. The pull-up for each bit can be turned on and off individually. To turn on an input pull-up in mode 2 or 3, set the corresponding P1PCR bit to 1 and clear the corresponding P1DDR bit to 0. P1PCR is cleared to H'00 by a reset and in hardware standby mode, turning all input pull-ups off. In software standby mode, the previous state is maintained.

Table 7.3 indicates the states of the input pull-up transistors in each operating mode.

Table 7.3   States of Input Pull-Up Transistors (Port 1)

Mode	Reset	Hardware Standby	Software Standby	Other Operating Modes
1	Off	Off	Off	Off
2	Off	Off	On/off	On/off
3	Off	Off	On/off	On/off

Notes: Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P1PCR = 1 and P1DDR = 0, but off otherwise.

HITACHI

7.3   Port 2

7.3.1   Overview

Port 2 is an 8-bit input/output port with the pin configuration shown in figure 7.5. The pin functions differ depending on the operating mode.

Port 2 has built-in, programmable MOS input pull-up transistors that can be used in modes 2 and 3.

Pins in port 2 can drive one TTL load and a 90-pF capacitive load. They can also drive LEDs and darlington transistors.

	Port 2 pins	Pin configuration in mode 1 (expanded mode with on-chip ROM disabled)	Pin configuration in mode 2 (expanded mode with on-chip ROM enabled)
Port 2	$P2_7/A_{15}$	A_{15} (output)	A_{15} (output)/$P2_7$ (input)
	$P2_6/A_{14}$	A_{14} (output)	A_{14} (output)/$P2_6$ (input)
	$P2_5/A_{13}$	A_{13} (output)	A_{13} (output)/$P2_5$ (input)
	$P2_4/A_{12}$	A_{12} (output)	A_{12} (output)/$P2_4$ (input)
	$P2_3/A_{11}$	A_{11} (output)	A_{11} (output)/$P2_3$ (input)
	$P2_2/A_{10}$	A_{10} (output)	A_{10} (output)/$P2_2$ (input)
	$P2_1/A_9$	A_9 (output)	A_9 (output)/$P2_1$ (input)
	$P2_0/A_8$	A_8 (output)	A_8 (output)/$P2_0$ (input)

Pin configuration in mode 3 (single-chip mode)

$P2_7$ (input/output)

$P2_6$ (input/output)

$P2_5$ (input/output)

$P2_4$ (input/output)

$P2_3$ (input/output)

$P2_2$ (input/output)

$P2_1$ (input/output)

$P2_0$ (input/output)

Figure 7.5   Port 2 Pin Configuration

110

HITACHI

7.3.2 Register Configuration and Descriptions

Table 7.4 summarizes the port 2 registers.

Table 7.4   Port 2 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 2 data direction register	P2DDR	W	H'FF (mode 1) H'00 (modes 2 and 3)	H'FFB1
Port 2 data register	P2DR	R/W	H'00	H'FFB3
Port 2 input pull-up control register	P2PCR	R/W	H'00	H'FFAD

Port 2 Data Direction Register (P2DDR)

Bit	7	6	5	4	3	2	1	0
	$P2_7DDR$	$P2_6DDR$	$P2_5DDR$	$P2_4DDR$	$P2_3DDR$	$P2_2DDR$	$P2_1DDR$	$P2_0DDR$
Mode 1								
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	—	—	—	—	—
Modes 2 and 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P2DDR controls the input/output direction of each pin in port 2.

Mode 1: The P2DDR values are fixed at 1. Port 2 consists of upper address output pins. P2DDR values cannot be modified and are always read as 1.

In hardware standby mode, the address bus is in the high-impedance state.

Mode 2: A pin in port 2 is used for address output if the corresponding P2DDR bit is set to 1, and for general input if this bit is cleared to 0.

Mode 3: A pin in port 2 is used for general output if the corresponding P2DDR bit is set to 1, and for general input if this bit is cleared to 0.

In modes 2 and 3, P2DDR is a write-only register. Read data is invalid. If read, all bits always read 1. P2DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a P2DDR bit is set to 1, the corresponding pin remains in the output state.

111

HITACHI

Port 2 Data Register (P2DR)

Bit	7	6	5	4	3	2	1	0
	$P2_7$	$P2_6$	$P2_5$	$P2_4$	$P2_3$	$P2_2$	$P2_1$	$P2_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P2DR is an 8-bit register that stores data for pins $P2_7$ to $P2_0$. When a P2DDR bit is set to 1, if port 2 is read, the value in P2DR is obtained directly, regardless of the actual pin state. When a P2DDR bit is cleared to 0, if port 2 is read the pin state is obtained.

P2DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

Port 2 Input Pull-Up Control Register (P2PCR)

Bit	7	6	5	4	3	2	1	0
	$P2_7PCR$	$P2_6PCR$	$P2_5PCR$	$P2_4PCR$	$P2_3PCR$	$P2_2PCR$	$P2_1PCR$	$P1_0PCR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P2PCR is an 8-bit readable/writable register that controls the input pull-up transistors in port 2. If a P2DDR bit is cleared to 0 (designating input) and the corresponding P2PCR bit is set to 1, the input pull-up transistor is turned on.

P2PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

112

HITACHI

7.3.3 Pin Functions in Each Mode

Port 2 has different pin functions in different modes. A separate description for each mode is given below.

Pin Functions in Mode 1: In mode 1 (expanded mode with on-chip ROM disabled), port 2 is automatically used for upper address output (A_{15} to A_8). Figure 7.6 shows the pin functions in mode 1.

Figure 7.6   Pin Functions in Mode 1 (Port 2)

113

HITACHI

Mode 2: In mode 2 (expanded mode with on-chip ROM enabled), port 2 can provide upper address output pins and general input pins. Each pin becomes an upper address output pin if its P2DDR bit is set to 1, and a general input pin if this bit is cleared to 0. Following a reset, all pins are input pins. To be used for address output, their P2DDR bits must be set to 1. Figure 7.7 shows the pin functions in mode 2.

When P2DDR = 1   **When P2DDR = 0**

Port 2

A_{15} (output) $P2_7$ (input)
A_{14} (output) $P2_6$ (input)
A_{13} (output) $P2_5$ (input)
A_{12} (output) $P2_4$ (input)
A_{11} (output) $P2_3$ (input)
A_{10} (output) $P2_2$ (input)
A_9 (output) $P2_1$ (input)
A_8 (output) $P2_0$ (input)

Figure 7.7   Pin Functions in Mode 2 (Port 2)

Mode 3: In mode 3 (single-chip mode), the input or output direction of each pin can be selected individually. A pin becomes a general input pin when its P2DDR bit is cleared to 0, and a general output pin when this bit is set to 1. Figure 7.8 shows the pin functions in mode 3.

Port 2

$P2_7$ (input/output)
$P2_6$ (input/output)
$P2_5$ (input/output)
$P2_4$ (input/output)
$P2_3$ (input/output)
$P2_2$ (input/output)
$P2_1$ (input/output)
$P2_0$ (input/output)

Figure 7.8   Pin Functions in Mode 3 (Port 2)

114

HITACHI

7.3.4 Input Pull-Up Transistors

Port 2 has built-in programmable input pull-up transistors that are available in modes 2 and 3. The pull-up for each bit can be turned on and off individually. To turn on an input pull-up in mode 2 or 3, set the corresponding P2PCR bit to 1 and clear the corresponding P2DDR bit to 0. P2PCR is cleared to H'00 by a reset and in hardware standby mode, turning all input pull-ups off. In software standby mode, the previous state is maintained.

Table 7.5 indicates the states of the input pull-up transistors in each operating mode.

Table 7.5   States of Input Pull-Up Transistors (Port 2)

Mode	Reset	Hardware Standby	Software Standby	Other Operating Modes
1	Off	Off	Off	Off
2	Off	Off	On/off	On/off
3	Off	Off	On/off	On/off

Notes: Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P2PCR = 1 and P2DDR = 0, but off otherwise.

HITACHI

7.4 Port 3

7.4.1 Overview

Port 3 is an 8-bit input/output port that is multiplexed with the data bus and host interface data bus. Figure 7.9 shows the pin configuration of port 3. The pin functions differ depending on the operating mode.

Port 3 has built-in, programmable MOS input pull-up transistors that can be used in mode 3.

Pins in port 3 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor.

Port 3	Port 3 pins	Pin configuration in mode 1 (expanded mode with on-chip ROM disabled) and mode 2 (expanded mode with on-chip ROM enabled)
	$P3_7/D_7/HDB_7$	D_7 (input/output)
	$P3_6/D_6/HDB_6$	D_6 (input/output)
	$P3_5/D_5/HDB_5$	D_5 (input/output)
	$P3_4/D_4/HDB_4$	D_4 (input/output)
	$P3_3/D_3/HDB_3$	D_3 (input/output)
	$P3_2/D_2/HDB_2$	D_2 (input/output)
	$P3_1/D_1/HDB_1$	D_1 (input/output)
	$P3_0/D_0/HDB_0$	D_0 (input/output)

Pin configuration in mode 3 (single-chip mode)

Master mode	Slave mode
$P3_7$ (input/output)	HDB_7 (input/output)
$P3_6$ (input/output)	HDB_6 (input/output)
$P3_5$ (input/output)	HDB_5 (input/output)
$P3_4$ (input/output)	HDB_4 (input/output)
$P3_3$ (input/output)	HDB_3 (input/output)
$P3_2$ (input/output)	HDB_2 (input/output)
$P3_1$ (input/output)	HDB_1 (input/output)
$P3_0$ (input/output)	HDB_0 (input/output)

Figure 7.9 Port 3 Pin Configuration

116

HITACHI

7.4.2 Register Configuration and Descriptions

Table 7.6 summarizes the port 3 registers.

Table 7.6 Port 3 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 3 data direction register	P3DDR	W	H'00	H'FFB4
Port 3 data register	P3DR	R/W	H'00	H'FFB6
Port 3 input pull-up control register	P3PCR	R/W	H'00	H'FFAE

Port 3 Data Direction Register (P3DDR)

Bit	7	6	5	4	3	2	1	0
	$P3_7DDR$	$P3_6DDR$	$P3_5DDR$	$P3_4DDR$	$P3_3DDR$	$P3_2DDR$	$P3_1DDR$	$P3_0DDR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P3DDR is an 8-bit register that controls the input/output direction of each pin in port 3. P3DDR is a write-only register. Read data is invalid. If read, all bits always read 1.

Modes 1 and 2: In mode 1 (expanded mode with on-chip ROM disabled) and mode 2 (expanded mode with on-chip ROM enabled), the input/output directions designated by P3DDR are ignored. Port 3 automatically consists of the input/output pins of the 8-bit data bus (D_7 to D_0).

The data bus is in the high-impedance state during reset, and during hardware and software standby.

Mode 3: A pin in port 3 is used for general output if the corresponding P3DDR bit is set to 1, and for general input if this bit is cleared to 0. P3DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a P3DDR bit is set to 1, the corresponding pin remains in the output state.

117

HITACHI

Port 3 Data Register (P3DR)

Bit	7	6	5	4	3	2	1	0
	$P3_7$	$P3_6$	$P3_5$	$P3_4$	$P3_3$	$P3_2$	$P3_1$	$P3_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P3DR is an 8-bit register that stores data for pins $P3_7$ to $P3_0$. When a P3DDR bit is set to 1, if port 3 is read, the value in P3DR is obtained directly, regardless of the actual pin state. When a P3DDR bit is cleared to 0, if port 3 is read the pin state is obtained.

P3DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

Port 3 Input Pull-Up Control Register (P3PCR)

Bit	7	6	5	4	3	2	1	0
	$P3_7PCR$	$P3_6PCR$	$P3_5PCR$	$P3_4PCR$	$P3_3PCR$	$P3_2PCR$	$P3_1PCR$	$P3_0PCR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P3PCR is an 8-bit readable/writable register that controls the input pull-up transistors in port 3. If a P3DDR bit is cleared to 0 (designating input) and the corresponding P3PCR bit is set to 1, the input pull-up transistor is turned on.

P3PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

The input pull-ups cannot be used in slave mode (when the host interface is enabled).

118

HITACHI

7.4.3   Pin Functions in Each Mode

Port 3 has different pin functions in different modes. A separate description for each mode is given below.

Pin Functions in Modes 1 and 2: In mode 1 (expanded mode with on-chip ROM disabled) and mode 2 (expanded mode with on-chip ROM enabled), port 3 is automatically used for the input/output pins of the data bus (D_7 to D_0). Figure 7.10 shows the pin functions in modes 1 and 2.

Figure 7.10   Pin Functions in Modes 1 and 2 (Port 3)

119

HITACHI

Mode 3: In mode 3 (single-chip mode), when the host interface enable bit (HIE) is cleared to 0 in the system control register (SYSCR), port 3 is a general-purpose input/output port. A pin becomes an output pin when its P3DDR bit is set to 1, and an input pin when this bit is cleared to 0.

When the HIE bit is set to 1, selecting slave mode, port 3 becomes the host interface data bus (HDB_7 to HDB_0). For details, see section 14, Host Interface.

Figure 7.11 shows the pin functions in mode 3.

Figure 7.11   Pin Functions in Mode 3 (Port 3)

7.4.4   Input Pull-Up Transistors

Port 3 has built-in programmable input pull-up transistors that are available in mode 3. The pull-up for each bit can be turned on and off individually. To turn on an input pull-up in mode 3, set the corresponding P3PCR bit to 1 and clear the corresponding P3DDR bit to 0. P3PCR is cleared to H'00 by a reset and in hardware standby mode, turning all input pull-ups off. In software standby mode, the previous state is maintained.

Table 7.7 indicates the states of the input pull-up transistors in each operating mode.

Table 7.7   States of Input Pull-Up Transistors (Port 3)

Mode	Reset	Hardware Standby	Software Standby	Other Operating Modes
1	Off	Off	Off	Off
2	Off	Off	Off	Off
3	Off	Off	On/off	On/off

Notes: Off: The input pull-up transistor is always off.
         On/off: The input pull-up transistor is on if P3PCR = 1 and P3DDR = 0, but off otherwise.

120

HITACHI

7.5 Port 4

7.5.1 Overview

Port 4 is an 8-bit input/output port that is multiplexed with input/output pins ($TMRI_0$, $TMRI_1$, $TMCI_0$, $TMCI_1$, TMO_0, TMO_1) of 8-bit timers 0 and 1 and output pins (PW_0, PW_1) of PWM timers 0 and 1. In slave mode, $P4_3$ to $P4_5$ output host interrupt requests. Pins not used by timers or for host interrupt requests are available for general input/output.

Figure 7.12 shows the pin configuration of port 4.

Pins in port 4 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor.

```
                    Port 4 pins

          ┌──────┐
          │      │ ←──→  P4₇/PW₁
          │      │ ←──→  P4₆/PW₀
          │      │ ←──→  P4₅/TMRI₁/HIRQ₁₂
          │ Port │ ←──→  P4₄/TMO₁/HIRQ₁
          │  4   │ ←──→  P4₃/TMCI₁/HIRQ₁₁
          │      │ ←──→  P4₂/TMRI₀
          │      │ ←──→  P4₁/TMO₀
          │      │ ←──→  P4₀/TMCI₀
          └──────┘
```

Pin configuration in modes 1 to 3

Master mode	Slave mode
$P4_7$ (input/output)/PW_1 (output)	$P4_7$ (input/output)/PW_1 (output)
$P4_6$ (input/output)/PW_0 (output)	$P4_6$ (input/output)/PW_0 (output)
$P4_5$ (input/output)/$TMRI_1$ (input)	$HIRQ_{12}$ (output)/$TMRI_1$ (input)
$P4_4$ (input/output)/TMO_1 (output)	$HIRQ_1$ (output)/TMO_1 (output)
$P4_3$ (input/output)/$TMCI_1$ (input)	$HIRQ_{11}$ (output)/$TMCI_1$ (input)
$P4_2$ (input/output)/$TMRI_0$ (input)	$P4_2$ (input/output)/$TMRI_0$ (input)
$P4_1$ (input/output)/TMO_0 (output)	$P4_1$ (input/output)/TMO_0 (output)
$P4_0$ (input/output)/$TMCI_0$ (input)	$P4_0$ (input/output)/$TMCI_0$ (input)

Figure 7.12   Port 4 Pin Configuration

HITACHI

7.5.2 Register Configuration and Descriptions

Table 7.8 summarizes the port 4 registers.

Table 7.8 Port 4 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 4 data direction register	P4DDR	W	H'00	H'FFB5
Port 4 data register	P4DR	R/W	H'00	H'FFB7

Port 4 Data Direction Register (P4DDR)

Bit	7	6	5	4	3	2	1	0
	$P4_7DDR$	$P4_6DDR$	$P4_5DDR$	$P4_4DDR$	$P4_3DDR$	$P4_2DDR$	$P4_1DDR$	$P4_0DDR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P4DDR is an 8-bit register that controls the input/output direction of each pin in port 4. A pin functions as an output pin if the corresponding P4DDR bit is set to 1, and as an input pin if this bit is cleared to 0.

P4DDR is a write-only register. Read data is invalid. If read, all bits always read 1.

P4DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a P4DDR bit is set to 1, the corresponding pin remains in the output state.

If a transition to software standby mode occurs while port 4 is being used by an on-chip supporting module (for example, for 8-bit timer output), the on-chip supporting module will be initialized, so the pin will revert to general-purpose input/output, controlled by P4DDR and P4DR.

122

HITACHI

Port 4 Data Register (P4DR)

Bit	7	6	5	4	3	2	1	0
	$P4_7$	$P4_6$	$P4_5$	$P4_4$	$P4_3$	$P4_2$	$P4_1$	$P4_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P4DR is an 8-bit register that stores data for pins $P4_7$ to $P4_0$. When a P4DDR bit is set to 1, if port 4 is read, the value in P4DR is obtained directly, regardless of the actual pin state. When a P4DDR bit is cleared to 0, if port 4 is read the pin state is obtained. This also applies to pins used by on-chip supporting modules.

P4DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

123

HITACHI

7.5.3 Pin Functions

Port 4 has different pin functions depending on whether the chip is or is not operating in slave mode. Table 7.9 indicates the pin functions of port 4.

Table 7.9   Port 4 Pin Functions

Pin	Pin Functions and Selection Method

P4$_7$/PW$_1$

Bit OE in TCR of PWM timer 1 and bit P4$_7$DDR select the pin function as follows

OE	0		1	
P4$_7$DDR	0	1	0	1
Pin function	P4$_7$ input	P4$_7$ output	PW$_1$ output	

P4$_6$/PW$_0$

Bit OE in TCR of PWM timer 0 and bit P4$_6$DDR select the pin function as follows

OE	0		1	
P4$_6$DDR	0	1	0	1
Pin function	P4$_6$ input	P4$_6$ output	PW$_0$ output	

P4$_5$/TMRI$_1$/ HIRQ$_{12}$

Bit P4$_5$DDR and the operating mode select the pin function as follows

P4$_5$DDR	0	1	
Operating mode	—	Not slave mode	Slave mode
Pin function	P4$_5$ input	P4$_5$ output	HIRQ$_{12}$ output
	TMRI$_1$ input*		

Note: * TMRI$_1$ input is usable when bits CCLR1 and CCLR0 are both set to 1 in TCR of 8-bit timer 1

P4$_4$/TMO$_1$/ HIRQ$_1$

Bits OS3 to OS0 in TCSR of 8-bit timer 1, bit P4$_4$DDR, and the operating mode select the pin function as follows

OS3 to 0	All 0			Not all 0
P4$_4$DDR	0	1		—
Operating mode	—	Not slave mode	Slave mode	—
Pin function	P4$_4$ input	P4$_4$ output	HIRQ$_1$ output	TMO$_1$ output

HITACHI

Pin	Pin Functions and Selection Method
P4$_3$/TMCI$_1$/ HIRQ$_{11}$	Bit P4$_3$DDR and the operating mode select the pin function as follows

Bit P4$_3$DDR and the operating mode select the pin function as follows

P4$_3$DDR	0	1	
Operating mode	—	Not slave mode	Slave mode
Pin function	P4$_3$ input	P4$_3$ output	HIRQ$_{11}$ output
	TMCI$_1$ input*		

Note: * TMCI$_1$ input is usable when bits CKS2 to CKS0 in TCR of 8-bit timer 1 select an external clock source

P4$_2$/TMRI$_0$

P4$_2$DDR	0	1
Pin function	P4$_2$ input	P4$_2$ output
	TMRI$_0$ input*	

Note: * TMRI$_0$ input is usable when bits CCLR1 and CCLR0 are both set to 1 in TCR of 8-bit timer 0

P4$_1$/TMO$_0$

Bits OS3 to OS0 in TCSR of 8-bit timer 0 and bit P4$_1$DDR select the pin function as follows

OS3 to 0	All 0		Not all 0	
P4$_1$DDR	0	1	0	1
Pin function	P4$_1$ input	P4$_1$ output	TMO$_0$ output	

P4$_0$/TMCI$_0$

P4$_0$DDR	0	1
Pin function	P4$_0$ input	P4$_0$ output
	TMCI$_0$ input*	

Note: * TMCI$_0$ input is usable when bits CKS2 to CKS0 in TCR of 8-bit timer 0 select an external clock source

125

HITACHI

7.6 Port 5

7.6.1 Overview

Port 5 is a 3-bit input/output port that is multiplexed with input/output pins (TxD_0, RxD_0, SCK_0) of serial communication interface 0. The port 5 pin functions are the same in all operating modes. Figure 7.13 shows the pin configuration of port 5.

Pins in port 5 can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor.

Port 5 pins

Port 5

$P5_2$ (input/output)/SCK_0 (input/output)
$P5_1$ (input/output)/RxD_0 (input)
$P5_0$ (input/output)/TxD_0 (output)

Figure 7.13   Port 5 Pin Configuration

7.6.2 Register Configuration and Descriptions

Table 7.10 summarizes the port 5 registers.

Table 7.10   Port 5 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 5 data direction register	P5DDR	W	H'F8	H'FFB8
Port 5 data register	P5DR	R/W	H'F8	H'FFBA

126

HITACHI

Port 5 Data Direction Register (P5DDR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	$P5_2DDR$	$P5_1DDR$	$P5_0DDR$
Initial value	1	1	1	1	1	0	0	0
Read/Write	—	—	—	—	—	W	W	W

P5DDR is an 8-bit register that controls the input/output direction of each pin in port 5. A pin functions as an output pin if the corresponding P5DDR bit is set to 1, and as an input pin if this bit is cleared to 0.

P5DDR is a write-only register. Read data is invalid. If read, all bits always read 1.

P5DDR is initialized to H'F8 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a P5DDR bit is set to 1, the corresponding pin remains in the output state.

If a transition to software standby mode occurs while port 5 is being used by the SCI, the SCI will be initialized, so the pin will revert to general-purpose input/output, controlled by P5DDR and P5DR.

Port 5 Data Register (P5DR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	$P5_2$	$P5_1$	$P5_0$
Initial value	1	1	1	1	1	0	0	0
Read/Write	—	—	—	—	—	R/W	R/W	R/W

P5DR is an 8-bit register that stores data for pins $P5_2$ to $P5_0$. Bits 7 to 3 are reserved. They cannot be modified, and are always read as 1.

When a P5DDR bit is set to 1, if port 5 is read, the value in P5DR is obtained directly, regardless of the actual pin state. When a P5DDR bit is cleared to 0, if port 5 is read the pin state is obtained. This also applies to pins used as SCI pins.

P5DR is initialized to H'F8 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

127

HITACHI

7.6.3　Pin Functions

Port 5 has the same pin functions in each operating mode. All pins can also be used as SCI0 input/output pins. Table 7.11 indicates the pin functions of port 5.

Table 7.11　Port 5 Pin Functions

Pin	Pin Functions and Selection Method					
$P5_2/SCK_0$	Bit $C/\overline{A}$ in SMR of SCI0, bits CKE0 and CKE1 in SCR of SCI0, and bit $P5_2DDR$ select the pin function as follows					

CKE1	0				1
$C/\overline{A}$	0			1	—
CKE0	0		1	—	—
$P5_2DDR$	0	1	—	—	—
Pin function	$P5_2$ input	$P5_2$ output	SCK_0 output	SCK_0 output	SCK_0 input

Pin	Pin Functions and Selection Method		
$P5_1/RxD_0$	Bit RE in SCR of SCI0 and bit $P5_1DDR$ select the pin function as follows		

RE	0		1
$P5_1DDR$	0	1	—
Pin function	$P5_1$ input	$P5_1$ output	RxD_0 input

Pin	Pin Functions and Selection Method		
$P5_0/TxD_0$	Bit TE in SCR of SCI0 and bit $P5_0DDR$ select the pin function as follows		

TE	0		1
$P5_0DDR$	0	1	—
Pin function	$P5_0$ input	$P5_0$ output	TxD_0 output

128

HITACHI

7.7 Port 6

7.7.1 Overview

Port 6 is an 8-bit input/output port that is multiplexed with input/output pins (FTOA, FTOB, FTIA to FTID, FTCI) of the 16-bit free-running timer (FRT), with key-sense input pins, and with $\overline{\text{IRQ}_6}$ and $\overline{\text{IRQ}_7}$ input pins. The port 6 pin functions are the same in all operating modes. Figure 7.14 shows the pin configuration of port 6.

Port 6 has built-in, programmable MOS input pull-up transistors.

Pins in port 6 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor.

Port 6 pins

P6$_7$ (input/output)/$\overline{\text{IRQ}_7}$ (input)/$\overline{\text{KEYIN}_7}$ (input)

P6$_6$ (input/output)/FTOB (output)/$\overline{\text{IRQ}_6}$ (input)/$\overline{\text{KEYIN}_6}$ (input)

P6$_5$ (input/output)/FTID (input)/$\overline{\text{KEYIN}_5}$ (input)

P6$_4$ (input/output)/FTIC (input)/$\overline{\text{KEYIN}_4}$ (input)

P6$_3$ (input/output)/FTIB (input)/$\overline{\text{KEYIN}_3}$ (input)

P6$_2$ (input/output)/FTIA (input)/$\overline{\text{KEYIN}_2}$ (input)

P6$_1$ (input/output)/FTOA (output)/$\overline{\text{KEYIN}_1}$ (input)

P6$_0$ (input/output)/FTCI (input)/$\overline{\text{KEYIN}_0}$ (input)

Port 6

Figure 7.14   Port 6 Pin Configuration

7.7.2 Register Configuration and Descriptions

Table 7.12 summarizes the port 6 registers.

Table 7.12   Port 6 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 6 data direction register	P6DDR	W	H'00	H'FFB9
Port 6 data register	P6DR	R/W	H'00	H'FFBB
Port 6 input pull-up control register	KMPCR	R/W	H'00	H'FFF2

HITACHI

Port 6 Data Direction Register (P6DDR)

Bit	7	6	5	4	3	2	1	0
	$P6_7DDR$	$P6_6DDR$	$P6_5DDR$	$P6_4DDR$	$P6_3DDR$	$P6_2DDR$	$P6_1DDR$	$P6_0DDR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P6DDR is an 8-bit register that controls the input/output direction of each pin in port 6. A pin functions as an output pin if the corresponding P6DDR bit is set to 1, and as an input pin if this bit is cleared to 0.

P6DDR is a write-only register. Read data is invalid. If read, all bits always read 1.

P6DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a P6DDR bit is set to 1, the corresponding pin remains in the output state.

If a transition to software standby mode occurs while port 6 is being used by the free-running timer, the timer will be initialized, so the pin will revert to general-purpose input/output, controlled by P6DDR and P6DR.

Port 6 Data Register (P6DR)

Bit	7	6	5	4	3	2	1	0
	$P6_7$	$P6_6$	$P6_5$	$P6_4$	$P6_3$	$P6_2$	$P6_1$	$P6_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P6DR is an 8-bit register that stores data for pins $P6_7$ to $P6_0$. When a P6DDR bit is set to 1, if port 6 is read, the value in P6DR is obtained directly, regardless of the actual pin state. When a P6DDR bit is cleared to 0, if port 6 is read the pin state is obtained. This also applies to pins used as FRT pins.

P6DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

130

HITACHI

Port 6 Input Pull-Up Control Register (KMPCR)

Bit	7	6	5	4	3	2	1	0
	KM_7PCR	KM_6PCR	KM_5PCR	KM_4PCR	KM_3PCR	KM_2PCR	KM_1PCR	KM_0PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

KMPCR is an 8-bit readable/writable register that controls the input pull-up transistors in port 6. If a P6DDR bit is cleared to 0 (designating input) and the corresponding KMPCR bit is set to 1, the input pull-up transistor is turned on.

KMPCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

HITACHI

7.7.3　Pin Functions

Port 6 has the same pin functions in all operating modes. The pins are multiplexed with FRT input/output, $\overline{IRQ}_6$ and $\overline{IRQ}_7$ input, and key-sense input. Table 7.13 indicates the pin functions of port 6.

Table 7.13　Port 6 Pin Functions

Pin	Pin Functions and Selection Method			

$P6_7/\overline{IRQ}_7/\overline{KEYIN}_7$

$P6_7DDR$	0	1
Pin function	$P6_7$ input	$P6_7$ output
	$\overline{IRQ}_7$ input* or $\overline{KEYIN}_7$ input	

Note: * $\overline{IRQ}_7$ input is usable when bit IRQ7E is set to 1 in IER

$P6_6/FTOB/\overline{IRQ}_6/\overline{KEYIN}_6$

Bit OEB in TOCR of the FRT and bit $P6_6DDR$ select the pin function as follows

OEB	0		1	
$P6_6DDR$	0	1	0	1
Pin function	$P6_6$ input	$P6_6$ output	FTOB output	
	$\overline{IRQ}_6$ input* or $\overline{KEYIN}_6$ input			

Note: * $\overline{IRQ}_6$ input is usable when bit IRQ6E is set to 1 in IER

$P6_5/FTID/\overline{KEYIN}_5$

$P6_5DDR$	0	1
Pin function	$P6_5$ input	$P6_5$ output
	FTID input or $\overline{KEYIN}_5$ input	

$P6_4/FTIC/\overline{KEYIN}_4$

$P6_4DDR$	0	1
Pin function	$P6_4$ input	$P6_4$ output
	FTIC input or $\overline{KEYIN}_4$ input	

HITACHI

Pin	Pin Functions and Selection Method

P6$_3$/FTIB/ $\overline{\text{KEYIN}_3}$

P6$_3$DDR	0	1
Pin function	P6$_3$ input	P6$_3$ output
	FTIB input or $\overline{\text{KEYIN}_3}$ input	

P6$_2$/FTIA/ $\overline{\text{KEYIN}_2}$

P6$_2$DDR	0	1
Pin function	P6$_2$ input	P6$_2$ output
	FTIA input or $\overline{\text{KEYIN}_2}$ input	

P6$_1$/FTOA/ $\overline{\text{KEYIN}_1}$

Bit OEA in TOCR of the FRT and bit P6$_1$DDR select the pin function as follows

OEA	0		1	
P6$_1$DDR	0	1	0	1
Pin function	P6$_1$ input	P6$_1$ output	FTOA output	
	$\overline{\text{KEYIN}_1}$ input			

P6$_0$/FTCI/ $\overline{\text{KEYIN}_0}$

P6$_0$DDR	0	1
Pin function	P6$_0$ input	P6$_0$ output
	FTCI input* or $\overline{\text{KEYIN}_0}$ input	

Note: * FTCI input is usable when bits CKS1 to CKS0 in TCR of the FRT select an external clock source

HITACHI

7.7.4 Input Pull-Up Transistors

Port 6 has built-in programmable input pull-up transistors. The pull-up for each bit can be turned on and off individually. To turn on an input pull-up, set the corresponding KMPCR bit to 1 and clear the corresponding P6DDR bit to 0. KMPCR is cleared to H'00 by a reset and in hardware standby mode, turning all input pull-ups off. In software standby mode, the previous state is maintained.

Table 7.14 indicates the states of the input pull-up transistors in each operating mode.

Table 7.14 States of Input Pull-Up Transistors (Port 6)

Mode	Reset	Hardware Standby	Software Standby	Other Operating Modes
1	Off	Off	On/off	On/off
2	Off	Off	On/off	On/off
3	Off	Off	On/off	On/off

Notes: Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if KMPCR = 1 and P6DDR = 0, but off otherwise.

134

HITACHI

7.8 Port 7

7.8.1 Overview

Port 7 is an 8-bit input port that also provides the analog input pins for the A/D converter and analog output pins for the D/A converter. The pin functions are the same in all modes. Figure 7.15 shows the pin configuration of port 7.


Figure 7.15 Port 7 Pin Configuration

7.8.2 Register Configuration and Descriptions

Table 7.15 summarizes the port 7 registers. Port 7 is an input port, so there is no data direction register.

Table 7.15 Port 7 Register

Name	Abbreviation	Read/Write	Initial Value	Address
Port 7 input data register	P7PIN	R	Undetermined	H'FFBE

Note: The port 7 input data register (P7PIN) has the same address as the port B data direction register (PBDDR).

135

HITACHI

Port 7 Input Data Register (P7PIN)

Bit	7	6	5	4	3	2	1	0
	$P7_7$	$P7_6$	$P7_5$	$P7_4$	$P7_3$	$P7_2$	$P7_1$	$P7_0$
Initial value	—*	—*	—*	—*	—*	—*	—*	—*
Read/Write	R	R	R	R	R	R	R	R

Note: * Depends on the levels of pins $P7_7$ to $P7_0$.

When P7PIN is read, the pin states are always read. P7PIN is a read-only register and cannot be written to. Write access results in writing to PBDDR.

7.9 Port 8

7.9.1 Overview

Port 8 is a 7-bit input/output port that is multiplexed with host interface (HIF) input pins (HA_0, GA_{20}, $\overline{CS_1}$, $\overline{IOR}$, $\overline{IOW}$, $\overline{CS_2}$), with input/output pins (TxD_1, RxD_1, SCK_1) of serial communication interface 1, with the I^2C clock input/output pin (SCL), and with interrupt input pins ($\overline{IRQ_5}$ to $\overline{IRQ_3}$).

Figure 7.16 shows the pin configuration of port 8. The configuration of the pin functions of pins $P8_5$ and $P8_4$ will depend on the value of bit STAC in STCR. Pins $P8_6$ and $P8_3$ to $P8_0$ are unaffected by bit STAC.

Pins in port 8 can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor. Pin $P8_6$ can be driven as a bus buffer, as shown in section 13, I^2C Bus Interface.

HITACHI

Figure 7.16 Port 8 Pin Configuration

7.9.2 Register Configuration and Descriptions

Table 7.16 summarizes the port 8 registers.

Table 7.16 Port 8 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 8 data direction register	P8DDR	W	H'80	H'FFBD
Port 8 data register	P8DR	R/W	H'80	H'FFBF

Note: The port 8 data direction register (P8DDR) has the same address as the port B input data register (PBPIN).

HITACHI

Port 8 Data Direction Register (P8DDR)

Bit	7	6	5	4	3	2	1	0
	—	$P8_6DDR$	$P8_5DDR$	$P8_4DDR$	$P8_3DDR$	$P8_2DDR$	$P8_1DDR$	$P8_0DDR$
Initial value	1	0	0	0	0	0	0	0
Read/Write	—	W	W	W	W	W	W	W

P8DDR is an 8-bit register that controls the input/output direction of each pin in port 8. A pin functions as an output pin if the corresponding P8DDR bit is set to 1, and as an input pin if this bit is cleared to 0. P8DDR is a write-only register. Read data is invalid. If read, all bits always read 1. Bit 7 is a reserved bit that always reads 1.

P8DDR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode P8DDR retains its existing values, so if a transition to software standby mode occurs while a P8DDR bit is set to 1, the corresponding pin remains in the output state.

Port 8 Data Register (P8DR)

Bit	7	6	5	4	3	2	1	0
	—	$P8_6$	$P8_5$	$P8_4$	$P8_3$	$P8_2$	$P8_1$	$P8_0$
Initial value	1	0	0	0	0	0	0	0
Read/Write	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P8DR is an 8-bit register that stores data for pins $P8_6$ to $P8_0$. Bit 7 is a reserved bit that always reads 1.

When a P8DDR bit is set to 1, if port 8 is read, the value in P8DR is obtained directly, regardless of the actual pin state. When a P8DDR bit is cleared to 0, if port 8 is read the pin state is obtained. This also applies to pins used by on-chip supporting modules.

P8DR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

138

HITACHI

7.9.3 Pin Functions

Pins $P8_6$ to $P8_0$ are multiplexed with HIF input/output, SCI1 input/output, I^2C clock input/output, and $\overline{IRQ_5}$ to $\overline{IRQ_3}$ input. Table 7.17 indicates the functions of pins $P8_6$ to $P8_0$.

Table 7.17 Port 8 Pin Functions

Pin	Pin Functions and Selection Method						
$P8_6/\overline{IRQ_5}/$ SCK_1/SCL	Bit $C/\overline{A}$ in SMR of SCI1, bits CKE0 and CKE1 in SCR of SCI1, bit ICE in ICCR, and bit $P8_6DDR$ select the pin function as follows						

ICE	0					1
CKE1	0				1	—
$C/\overline{A}$	0			1	—	—
CKE0	0		1	—	—	—
$P8_6DDR$	0	1	—	—	—	—
Pin function	$P8_6$ input	$P8_6$ output	SCK_1 output	SCK_1 output	SCK_1 intput	SCL input/ output
	$\overline{IRQ_5}$ input*					

Note: * $\overline{IRQ_5}$ input is usable when bit IRQ5E is set to 1 in IER

Pin							
$P8_5/\overline{IRQ_4}/$ $\overline{CS_2}/RxD_1$	Bit RE in SCR of SCI1, bit STAC in STCR, bit $P8_5DDR$, and the operating mode select the pin function as follows						

Operating mode	Slave mode				Not slave mode		
STAC	0	1			—		
RE	—	0		1	0		1
$P8_5DDR$	—	0	1	—	0	1	—
Pin function	$\overline{CS_2}$ input	$P8_5$ input	$P8_5$ output	RxD_1 input	$P8_5$ input	$P8_5$ output	RxD_1 input
	$\overline{IRQ_4}$ input*						

Note: * $\overline{IRQ_4}$ input is usable when bit IRQ4E is set to 1 in IER

139

HITACHI

Pin	Pin Functions and Selection Method

Pin	Pin Functions and Selection Method
$\overline{P8_4}/\overline{IRQ_3}/$ $\overline{IOW}/TxD_1$	Bit TE in SCR of SCI1, bit STAC in STCR, bit $P8_4DDR$, and the operating mode select the pin function as follows

Operating mode	Slave mode				Not slave mode		
STAC	0	1			—		
TE	—	0		1	0		1
$P8_4DDR$	—	0	1	—	0	1	—
Pin function	$\overline{IOW}$ input	$P8_4$ input	$P8_4$ output	TxD_1 output	$P8_4$ input	$P8_4$ output	TxD_1 output
	$\overline{IRQ_3}$ input*						

Note: * $\overline{IRQ_3}$ input is usable when bit IRQ3E is set to 1 in IER

Pin	Pin Functions and Selection Method
$P8_3/\overline{IOR}$	Bit $P8_3DDR$ and the operating mode select the pin function as follows

Operating mode	Slave mode	Not slave mode	
$P8_3DDR$	—	0	1
Pin function	$\overline{IOR}$ input	$P8_3$ input	$P8_3$ output

Pin	Pin Functions and Selection Method
$P8_2/\overline{CS_1}$	Bit $P8_2DDR$ and the operating mode select the pin function as follows

Operating mode	Slave mode	Not slave mode	
$P8_2DDR$	—	0	1
Pin function	$\overline{CS_1}$ input	$P8_2$ input	$P8_2$ output

Pin	Pin Functions and Selection Method
$P8_1/GA_{20}$	Bit $P8_1DDR$ and the operating mode select the pin function as follows

$P8_1DDR$	0	1		
FGA20E	—	0	1	
Operating mode	—		Not slave mode	Slave mode
Pin function	$P8_1$ input	$P8_1$ output		GA_{20} output

Pin	Pin Functions and Selection Method
$P8_0/HA_0$	Bit $P8_0DDR$ and the operating mode select the pin function as follows

Operating mode	Slave mode	Not slave mode	
$P8_0DDR$	—	0	1
Pin function	HA_0 input	$P8_0$ input	$P8_0$ output

140

HITACHI

7.10 Port 9

7.10.1 Overview

Port 9 is an 8-bit input/output port that is multiplexed with interrupt input pins ($\overline{IRQ_0}$ to $\overline{IRQ_2}$), input/output pins for bus control signals ($\overline{RD}$, $\overline{WR}$, $\overline{AS}$, $\overline{WAIT}$), an input pin ($\overline{ADTRG}$) for the A/D converter, an output pin (ø) for the system clock, host interface (HIF) input pins ($\overline{ECS_2}$, $\overline{EIOW}$), and the I²C data input/output pin (SDA). Figure 7.17 shows the pin configuration of port 9. The functions of pins $P9_1$ and $P9_0$ are configured according to bit STAC in STCR. Pins $P9_7$ to $P9_2$ are unaffected by bit STAC.

Pins in port 9 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor. Pin $P9_7$ can be driven as a bus buffer, as shown in section 13, I²C Bus Interface.

Port 9 pins

Pin configuration in mode 1 (expanded mode with on-chip ROM disabled) and mode 2 (expanded mode with on-chip ROM enabled)

Port 9

$P9_7/\overline{WAIT}/SDA$ → $P9_7$ (input/output)/$\overline{WAIT}$ (input)/SDA (input/output)

$P9_6/ø$ → ø (output)

$P9_5/\overline{AS}$ → $\overline{AS}$ (output)

$P9_4/\overline{WR}$ → $\overline{WR}$ (output)

$P9_3/\overline{RD}$ → $\overline{RD}$ (output)

$P9_2/\overline{IRQ_0}$ → $P9_2$ (input/output)/$\overline{IRQ_0}$ (input)

Pin configuration in mode 3 (single-chip mode)

$P9_7$ (input/output)/SDA (input/output)

$P9_6$ (input)/ø (output)

$P9_5$ (input/output)

$P9_4$ (input/output)

$P9_3$ (input/output)

$P9_2$ (input/output)/$\overline{IRQ_0}$ (input)

Figure 7.17 Port 9 Pin Configuration

141

HITACHI

Figure 7.17   Port 9 Pin Configuration (cont)

7.10.2   Register Configuration and Descriptions

Table 7.18 summarizes the port 9 registers.

Table 7.18   Port 9 Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port 9 data direction register	P9DDR	W	H'40 (modes 1 and 2) H'00 (mode 3)	H'FFC0
Port 9 data register	P9DR	R/W[*1]	Undetermined[*2]	H'FFC1

Notes: *1 Bit 6 is read-only.

   *2 Bit 6 is undetermined. Other bits are initially 0.

142

HITACHI

Port 9 Data Direction Register (P9DDR)

Bit	7	6	5	4	3	2	1	0
	P9$_7$DDR	P9$_6$DDR	P9$_5$DDR	P9$_4$DDR	P9$_3$DDR	P9$_2$DDR	P9$_1$DDR	P9$_0$DDR
Modes 1 and 2								
Initial value	0	1	0	0	0	0	0	0
Read/Write	W	—	W	W	W	W	W	W
Mode 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P9DDR is an 8-bit register that controls the input/output direction of each pin in port 9. A pin functions as an output pin if the corresponding P9DDR bit is set to 1, and as an input pin if this bit is cleared to 0. In modes 1 and 2, P9$_6$DDR is fixed at 1 and cannot be modified.

P9DDR is a write-only register. Read data is invalid. If read, all bits always read 1.

P9DDR is initialized by a reset and in hardware standby mode. The initial value is H'40 in modes 1 and 2, and H'00 in mode 3. In software standby mode P9DDR retains its existing values, so if a transition to software standby mode occurs while a P9DDR bit is set to 1, the corresponding pin remains in the output state.

Port 9 Data Register (P9DR)

Bit	7	6	5	4	3	2	1	0
	P9$_7$	P9$_6$	P9$_5$	P9$_4$	P9$_3$	P9$_2$	P9$_1$	P9$_0$
Initial value	0	—*	0	0	0	0	0	0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Determined by the level at pin P9$_6$.

P9DR is an 8-bit register that stores data for pins P9$_7$ to P9$_0$. When a P9DDR bit is set to 1, if port 9 is read, the value in P9DR is obtained directly, regardless of the actual pin state, except for P9$_6$. When a P9DDR bit is cleared to 0, if port 9 is read the pin state is obtained. This also applies to pins used by on-chip supporting modules and for bus control signals. P9$_6$ always returns the pin state.

P9DR pins other than P9$_6$ are initialized to 0 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

HITACHI

143

7.10.3　Pin Functions

Port 9 has one set of pin functions in modes 1 and 2, and a different set of pin functions in mode 3. The pins are multiplexed with $\overline{IRQ_0}$ to $\overline{IRQ_2}$ input, bus control signal input/output, A/D converter input, system clock (ø) output, host interface input ($\overline{ECS_2}$, $\overline{EIOW}$), and I²C data input/output (SDA). Table 7.19 indicates the pin functions of port 9.

Table 7.19　Port 9 Pin Functions

P9$_7$/$\overline{WAIT}$/SDA	Bit ICE in ICCR, bit P9$_7$DDR, the wait mode as determined by WSCR, and the operating mode select the pin function as follows

Operating mode	Modes 1 and 2				Mode 3		
Wait mode	$\overline{WAIT}$ used	$\overline{WAIT}$ not used			—		
ICE	—	0		1	0		1
P9$_7$DDR	—	0	1	—	0	1	—
Pin function	$\overline{WAIT}$ input	P9$_7$ input	P9$_7$ output	SDA input/ output	P9$_7$ input	P9$_7$ output	SDA input/ output

P9$_6$/ø	Bit P9$_6$DDR and the operating mode select the pin function as follows

Operating mode	Modes 1 and 2	Mode 3	
P9$_6$DDR	Always 1	0	1
Pin function	ø output	P9$_6$ input	ø output

P9$_5$/$\overline{AS}$	Bit P9$_5$DDR and the operating mode select the pin function as follows

Operating mode	Modes 1 and 2	Mode 3	
P9$_5$DDR	—	0	1
Pin function	$\overline{AS}$ output	P9$_5$ input	P9$_5$ output

P9$_4$/$\overline{WR}$	Bit P9$_4$DDR and the operating mode select the pin function as follows

Operating mode	Modes 1 and 2	Mode 3	
P9$_4$DDR	—	0	1
Pin function	$\overline{WR}$ output	P9$_4$ input	P9$_4$ output

144

HITACHI

Pin	Pin Functions and Selection Method
$P9_3/\overline{RD}$	Bit $P9_3DDR$ and the operating mode select the pin function as follows

Operating mode	Modes 1 and 2	Mode 3	
$P9_3DDR$	—	0	1
Pin function	$\overline{RD}$ output	$P9_3$ input	$P9_3$ output

Pin	Pin Functions and Selection Method
$P9_2/\overline{IRQ}_0$	

$P9_2DDR$	0	1
Pin function	$P9_2$ input	$P9_2$ output
	$\overline{IRQ}_0$ input*	

Note: * $\overline{IRQ}_0$ input can be used when bit IRQ0E is set to 1 in IER

Pin	Pin Functions and Selection Method
$P9_1/\overline{IRQ}_1/$ $\overline{EIOW}$	Bit STAC in STCR, bit $P9_1DDR$, and the operating mode select the pin function as follows

Operating mode	Slave mode			Not slave mode	
STAC	0		1	—	
$P9_1DDR$	0	1	—	0	1
Pin function	$P9_1$ input	$P9_1$ output	$\overline{EIOW}$ input	$P9_1$ input	$P9_1$ output
	$\overline{IRQ}_1$ input*				

Note: * $\overline{IRQ}_1$ input can be used when bit IRQ1E is set to 1 in IER

Pin	Pin Functions and Selection Method
$P9_0/\overline{IRQ}_2/$ $\overline{ADTRG}/\overline{ECS}_2$	Bit STAC in STCR, bit $P9_0DDR$, and the operating mode select the pin function as follows

Operating mode	Slave mode			Not slave mode	
STAC	0		1	—	
$P9_0DDR$	0	1	—	0	1
Pin function	$P9_0$ input	$P9_0$ output	$\overline{ECS}_2$ input	$P9_0$ input	$P9_0$ output
	$\overline{IRQ}_2$ input[*1] and $\overline{ADTRG}$ input[*2]		$\overline{IRQ}_2$ input[*1]	$\overline{IRQ}_2$ input[*1] and $\overline{ADTRG}$ input[*2]	

Notes: *1 $\overline{IRQ}_2$ input can be used when bit IRQ2E is set to 1 in IER

*2 $\overline{ADTRG}$ input can be used when bit TRGE is set to 1 in ADCR

HITACHI

7.11 Port A

7.11.1 Overview

Port A is an 8-bit input/output port that is multiplexed with key-sense input pins. The port A pin functions are the same in all operating modes. Figure 7.18 shows the pin configuration of port A.

Port A has built-in, programming MOS input pull-up transistors.

Pins in port A can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor. Pins PA_4, PA_5, PA_6, and PA_7 can be driven as bus buffers, as shown in section 13, I^2C Bus Interface.

Port A pins

PA$_7$ (input/output)/$\overline{KEYIN}_{15}$ (input)
PA$_6$ (input/output)/$\overline{KEYIN}_{14}$ (input)
PA$_5$ (input/output)/$\overline{KEYIN}_{13}$ (input)
PA$_4$ (input/output)/$\overline{KEYIN}_{12}$ (input)
PA$_3$ (input/output)/$\overline{KEYIN}_{11}$ (input)
PA$_2$ (input/output)/$\overline{KEYIN}_{10}$ (input)
PA$_1$ (input/output)/$\overline{KEYIN}_{9}$ (input)
PA$_0$ (input/output)/$\overline{KEYIN}_{8}$ (input)

Port A

Figure 7.18 Port A Pin Configuration

7.11.2 Register Configuration and Descriptions

Table 7.20 summarizes the port A registers.

Table 7.20 Port A Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port A data direction register	PADDR	W	H'00	H'FFAB
Port A output data register	PAODR	R/W	H'00	H'FFAA
Port A input data register	PAPIN	R	Undetermined	H'FFAB

Note: The data direction register (PADDR) and input data register (PAPIN) have the same address.

HITACHI

Port A Data Direction Register (PADDR)

Bit	7	6	5	4	3	2	1	0
	PA_7DDR	PA_6DDR	PA_5DDR	PA_4DDR	PA_3DDR	PA_2DDR	PA_1DDR	PA_0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PADDR is an 8-bit register that controls the input/output direction of each pin in port A. A pin functions as an output pin if the corresponding PADDR bit is set to 1, and as an input pin if this bit is cleared to 0.

PADDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a PADDR bit is set to 1, the corresponding pin remains in the output state.

Port A Output Data Register (PAODR)

Bit	7	6	5	4	3	2	1	0
	PA_7	PA_6	PA_5	PA_4	PA_3	PA_2	PA_1	PA_0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PAODR is an 8-bit register that stores data for pins PA_7 to PA_0. PAODR can always be written to and read, regardless of the PADDR settings.

PAODR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

Port A Input Data Register (PAPIN)

Bit	7	6	5	4	3	2	1	0
	PA_7	PA_6	PA_5	PA_4	PA_3	PA_2	PA_1	PA_0
Initial value	—*	—*	—*	—*	—*	—*	—*	—*
Read/Write	R	R	R	R	R	R	R	R

Note: * Depends on the levels of pins PA_7 to PA_0.

When PAPIN is read, the pin states are always read.

HITACHI

7.11.3 Pin Functions in Each Mode

Port A has the same pin functions in all operating modes. Table 7.21 indicates the pin functions of port A.

Table 7.21 Port A Pin Functions

Pin	Pin Functions and Selection Method		
PA$_7$/$\overline{\text{KEYIN}}_{15}$			
	PA$_7$DDR	0	1
	Pin function	PA$_7$ input	PA$_7$ output
		$\overline{\text{KEYIN}}_{15}$ input	
	This pin is driven as a bus buffer when bit IICS is set to 1 in STCR		
PA$_6$/$\overline{\text{KEYIN}}_{14}$			
	PA$_6$DDR	0	1
	Pin function	PA$_6$ input	PA$_6$ output
		$\overline{\text{KEYIN}}_{14}$ input	
	This pin is driven as a bus buffer when bit IICS is set to 1 in STCR		
PA$_5$/$\overline{\text{KEYIN}}_{13}$			
	PA$_5$DDR	0	1
	Pin function	PA$_5$ input	PA$_5$ output
		$\overline{\text{KEYIN}}_{13}$ input	
	This pin is driven as a bus buffer when bit IICS is set to 1 in STCR		
PA$_4$/$\overline{\text{KEYIN}}_{12}$			
	PA$_4$DDR	0	1
	Pin function	PA$_4$ input	PA$_4$ output
		$\overline{\text{KEYIN}}_{12}$ input	
	This pin is driven as a bus buffer when bit IICS is set to 1 in STCR		
PA$_3$/$\overline{\text{KEYIN}}_{11}$			
	PA$_3$DDR	0	1
	Pin function	PA$_3$ input	PA$_3$ output
		$\overline{\text{KEYIN}}_{11}$ input	

148

HITACHI

PA$_2$/$\overline{\text{KEYIN}}_{10}$

PA$_2$DDR	0	1
Pin function	PA$_2$ input	PA$_2$ output
	$\overline{\text{KEYIN}}_{10}$ input	

PA$_1$/$\overline{\text{KEYIN}}_9$

PA$_1$DDR	0	1
Pin function	PA$_1$ input	PA$_1$ output
	$\overline{\text{KEYIN}}_9$ input	

PA$_0$/$\overline{\text{KEYIN}}_8$

PA$_0$DDR	0	1
Pin function	PA$_0$ input	PA$_0$ output
	$\overline{\text{KEYIN}}_8$ input	

7.11.4 Input Pull-Up Transistors

Port A has built-in programmable input pull-up transistors that are available in all modes.

An input pull-up transistor is turned on if 1 is written in the corresponding PAODR bit while the corresponding PADDR bit is cleared to 0. The input pull-ups are turned off by a reset and in hardware standby mode.

Table 7.22 indicates the states of the input pull-up transistors in each operating mode.

Table 7.22　States of Input Pull-Up Transistors (Port A)

Mode	Reset	Hardware Standby	Software Standby	Other Operating Modes
1	Off	Off	On/off	On/off
2	Off	Off	On/off	On/off
3	Off	Off	On/off	On/off

Notes: Off: 　 The input pull-up transistor is always off.
　　　 On/off: 　The input pull-up transistor is on if PAODR = 1 and PADDR = 0, but off otherwise.

149

HITACHI

7.12 Port B

7.12.1 Overview

Port B is an 8-bit input/output port that is multiplexed with the host interface data bus. The pin functions differ depending on the operating mode. Figure 7.19 shows the pin configuration of port B.

Port B has program-controllable built-in MOS input pull-up transistors.

Pins in port B can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor.

	Port B pins	**Pin configuration in mode 1 (expanded mode with on-chip ROM disabled) and mode 2 (expanded mode with on-chip ROM enabled)**	
		Master mode	**Slave mode**
Port B	PB_7/XDB_7	PB_7 (input/output)	XDB_7 (input/output)
	PB_6/XDB_6	PB_6 (input/output)	XDB_6 (input/output)
	PB_5/XDB_5	PB_5 (input/output)	XDB_5 (input/output)
	PB_4/XDB_4	PB_4 (input/output)	XDB_4 (input/output)
	PB_3/XDB_3	PB_3 (input/output)	XDB_3 (input/output)
	PB_2/XDB_2	PB_2 (input/output)	XDB_2 (input/output)
	PB_1/XDB_1	PB_1 (input/output)	XDB_1 (input/output)
	PB_0/XDB_0	PB_0 (input/output)	XDB_0 (input/output)

Pin configuration in mode 3 (single-chip mode)

PB_7 (input/output)

PB_6 (input/output)

PB_5 (input/output)

PB_4 (input/output)

PB_3 (input/output)

PB_2 (input/output)

PB_1 (input/output)

PB_0 (input/output)

Figure 7.19   Port B Pin Configuration

HITACHI

7.12.2 Register Configuration and Descriptions

Table 7.23 summarizes the port B registers.

Table 7.23 Port B Registers

Name	Abbreviation	Read/Write	Initial Value	Address
Port B data direction register	PBDDR	W	H'00	H'FFBE
Port B output data register	PBODR	R/W	H'00	H'FFBC
Port B input data register	PBPIN	R	Undetermind	H'FFBD

Note: The port B data direction register (PBDDR) and port 7 input data register 7 (P7PIN) have the same address.

Port B Data Direction Register (PBDDR)

Bit	7	6	5	4	3	2	1	0
	PB_7DDR	PB_6DDR	PB_5DDR	PB_4DDR	PB_3DDR	PB_2DDR	PB_1DDR	PB_0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PBDDR is an 8-bit register that controls the input/output direction of each pin in port B. A pin functions as an output pin if the corresponding PBDDR bit is set to 1, and as an input pin if this bit is cleared to 0.

PBDDR is a write-only register. Read data is invalid. If read, the values of the port 7 data input register (P7PIN) are returned, indicating the pin levels of port 7.

PBDDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values, so if a transition to software standby mode occurs while a PBDDR bit is set to 1, the corresponding pin remains in the output state.

151

HITACHI

Port B Output Data Register (PBODR)

Bit	7	6	5	4	3	2	1	0
	PB_7	PB_6	PB_5	PB_4	PB_3	PB_2	PB_1	PB_0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PBODR is an 8-bit register that stores data for pins PB_7 to PB_0. PBODR can always be written to and read, regardless of the PBDDR settings.

PBODR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its existing values.

Port B Input Data Register (PBPIN)

Bit	7	6	5	4	3	2	1	0
	PB_7	PB_6	PB_5	PB_4	PB_3	PB_2	PB_1	PB_0
Initial value	—*	—*	—*	—*	—*	—*	—*	—*
Read/Write	R	R	R	R	R	R	R	R

Note: * Depends on the levels of pins PB_7 to PB_0.

When PBPIN is read, the pin states are always read.

HITACHI

7.12.3　Pin Functions in Each Mode

Port B has different pin functions in different modes. A separate description for each mode is given below.

Pin Functions in Modes 1 and 2: In mode 1 (expanded mode with on-chip ROM disabled) and mode 2 (expanded mode with on-chip ROM enabled), when the host interface enable bit (HIE) is cleared to 0 in the system control register (SYSCR), port B is a general-purpose input/output port.

When the HIE bit is set to 1, selecting slave mode, port B becomes the host interface data bus (XDB_7 to XDB_0). PBODR and PBDDR should be cleared to H'00 in slave mode. For details, see section 14, Host Interface.

Figure 7.20 shows the pin functions in modes 1 and 2.

Figure 7.20　Pin Functions in Modes 1 and 2 (Port B)

153

HITACHI

Pin Functions in Mode 3: In mode 3 (single-chip mode), each pin can be designated for general input or output. A pin becomes an output pin when its PBDDR bit is set to 1, and an input pin when this bit is cleared to 0. Figure 7.21 shows the pin functions in mode 3.

Mode 3

Port B

PB_7 (input/output)
PB_6 (input/output)
PB_5 (input/output)
PB_4 (input/output)
PB_3 (input/output)
PB_2 (input/output)
PB_1 (input/output)
PB_0 (input/output)

Figure 7.21   Pin Functions in Mode 3 (Port B)

7.12.4   Input Pull-Up Transistors

Port B has built-in programmable input pull-up transistors that are available in mode 3. The pull-up for each bit can be turned on and off individually.

An input pull-up transistor is turned on in mode 3 if 1 is written in the corresponding PBODR bit while the corresponding PBDDR bit is cleared to 0.

The input pull-ups are turned off by a reset and in hardware standby mode. In software standby mode, the previous state is maintained.

Table 7.24 indicates the states of the input pull-up transistors in each operating mode.

Table 7.24   States of Input Pull-Up Transistors (Port B)

Mode	Reset	Hardware Standby	Software Standby	Other Operating Modes
1	Off	Off	On/off	On/off
2	Off	Off	On/off	On/off
3	Off	Off	On/off	On/off

Notes: Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if PBDR = 1 and PBDDR = 0, but off otherwise.

154

HITACHI

Section 8   16-Bit Free-Running Timer

8.1   Overview

The H8/3437 Series has an on-chip 16-bit free-running timer (FRT) module that uses a 16-bit free-running counter as a time base. Applications of the FRT module include rectangular-wave output (up to two independent waveforms), input pulse width measurement, and measurement of external clock periods.

8.1.1   Features

The features of the free-running timer module are listed below.

- Selection of four clock sources

  The free-running counter can be driven by an internal clock source ($\phi_P/2$, $\phi_P/8$, or $\phi_P/32$), or an external clock input (enabling use as an external event counter).

- Two independent comparators

  Each comparator can generate an independent waveform.

- Four input capture channels

  The current count can be captured on the rising or falling edge (selectable) of an input signal. The four input capture registers can be used separately, or in a buffer mode.

- Counter can be cleared under program control

  The free-running counters can be cleared on compare-match A.

- Seven independent interrupts

  Compare-match A and B, input capture A to D, and overflow interrupts are requested independently.

155

HITACHI

8.1.2 Block Diagram

Figure 8.1 shows a block diagram of the free-running timer.

Figure 8.1 Block Diagram of 16-Bit Free-Running Timer

HITACHI

8.1.3　Input and Output Pins

Table 8.1 lists the input and output pins of the free-running timer module.

Table 8.1　Input and Output Pins of Free-Running Timer Module

Name	Abbreviation	I/O	Function
Counter clock input	FTCI	Input	Input of external free-running counter clock signal
Output compare A	FTOA	Output	Output controlled by comparator A
Output compare B	FTOB	Output	Output controlled by comparator B
Input capture A	FTIA	Input	Trigger for capturing current count into input capture register A
Input capture B	FTIB	Input	Trigger for capturing current count into input capture register B
Input capture C	FTIC	Input	Trigger for capturing current count into input capture register C
Input capture D	FTID	Input	Trigger for capturing current count into input capture register D

157

HITACHI

8.1.4　Register Configuration

Table 8.2 lists the registers of the free-running timer module.

Table 8.2　Register Configuration

Name	Abbreviation	R/W	Initial Value	Address
Timer interrupt enable register	TIER	R/W	H'01	H'FF90
Timer control/status register	TCSR	R/(W)[*1]	H'00	H'FF91
Free-running counter (high)	FRC (H)	R/W	H'00	H'FF92
Free-running counter (low)	FRC (L)	R/W	H'00	H'FF93
Output compare register A/B (high)[*2]	OCRA/B (H)	R/W	H'FF	H'FF94[*2]
Output compare register A/B (low)[*2]	OCRA/B (L)	R/W	H'FF	H'FF95[*2]
Timer control register	TCR	R/W	H'00	H'FF96
Timer output compare control register	TOCR	R/W	H'E0	H'FF97
Input capture register A (high)	ICRA (H)	R	H'00	H'FF98
Input capture register A (low)	ICRA (L)	R	H'00	H'FF99
Input capture register B (high)	ICRB (H)	R	H'00	H'FF9A
Input capture register B (low)	ICRB (L)	R	H'00	H'FF9B
Input capture register C (high)	ICRC (H)	R	H'00	H'FF9C
Input capture register C (low)	ICRC (L)	R	H'00	H'FF9D
Input capture register D (high)	ICRD (H)	R	H'00	H'FF9E
Input capture register D (low)	ICRD (L)	R	H'00	H'FF9F

Notes: *1 Software can write a 0 to clear bits 7 to 1, but cannot write a 1 in these bits.

*2 OCRA and OCRB share the same addresses. Access is controlled by the OCRS bit in TOCR.

158

HITACHI

8.2 Register Descriptions

8.2.1 Free-Running Counter (FRC)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

FRC is a 16-bit readable/writable up-counter that increments on an internal pulse generated from a clock source. The clock source is selected by the clock select 1 and 0 bits (CKS1 and CKS0) of the timer control register (TCR).

When FRC overflows from H'FFFF to H'0000, the overflow flag (OVF) in the timer control/status register (TCSR) is set to 1.

Because FRC is a 16-bit register, a temporary register (TEMP) is used when FRC is written or read. See section 8.3, CPU Interface, for details.

FRC is initialized to H'0000 by a reset and in the standby modes.

8.2.2 Output Compare Registers A and B (OCRA and OCRB)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

OCRA and OCRB are 16-bit readable/writable registers, the contents of which are continually compared with the value in the FRC. When a match is detected, the corresponding output compare flag (OCFA or OCFB) is set in the timer control/status register (TCSR).

In addition, if the output enable bit (OEA or OEB) in the timer output compare control register (TOCR) is set to 1, when the output compare register and FRC values match, the logic level selected by the output level bit (OLVLA or OLVLB) in TOCR is output at the output compare pin (FTOA or FTOB). Following a reset, the FTOA and FTOB output levels are 0 until the first compare-match.

OCRA and OCRB share the same address. They are differentiated by the OCRS bit in TOCR. A temporary register (TEMP) is used for write access, as explained in section 8.3, CPU Interface.

OCRA and OCRB are initialized to H'FFFF by a reset and in the standby modes.

159

HITACHI

8.2.3   Input Capture Registers A to D (ICRA to ICRD)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

There are four input capture registers A to D, each of which is a 16-bit read-only register.

When the rising or falling edge of the signal at an input capture pin (FTIA to FTID) is detected, the current FRC value is copied to the corresponding input capture register (ICRA to ICRD).* At the same time, the corresponding input capture flag (ICFA to ICFD) in the timer control/status register (TCSR) is set to 1. The input capture edge is selected by the input edge select bits (IEDGA to IEDGD) in the timer control register (TCR).

Note: * The FRC contents are transferred to the input capture register regardless of the value of the input capture flag (ICFA/B/C/D).

Input capture can be buffered by using the input capture registers in pairs. When the BUFEA bit in TCR is set to 1, ICRC is used as a buffer register for ICRA as shown in figure 8.2. When an FTIA input is received, the old ICRA contents are moved into ICRC, and the new FRC count is copied into ICRA.

BUFEA: Buffer enable A
IEDGA: Input edge select A
IEDGC: Input edge select C
ICRC: Input capture register C
ICRA: Input capture register A
FRC: Free-running counter

Figure 8.2   Input Capture Buffering (Example)

HITACHI

Similarly, when the BUFEB bit in TCR is set to 1, ICRD is used as a buffer register for ICRB.

When input capture is buffered, if the two input edge bits are set to different values (IEDGA ≠ IEDGC or IEDGB ≠ IEDGD), then input capture is triggered on both the rising and falling edges of the FTIA or FTIB input signal. If the two input edge bits are set to the same value (IEDGA = IEDGC or IEDGB = IEDGD), then input capture is triggered on only one edge. See table 8.3.

Table 8.3   Buffered Input Capture Edge Selection (Example)

IEDGA	IEDGC	Input Capture Edge
0	0	Captured on falling edge of input capture A (FTIA) (Initial value)
	1	Captured on both rising and falling edges of input capture A (FTIA)
1	0	
	1	Captured on rising edge of input capture A (FTIA)

Because the input capture registers are 16-bit registers, a temporary register (TEMP) is used when they are read. See section 8.3, CPU Interface, for details.

To ensure input capture, the width of the input capture pulse should be at least 1.5 system clock periods (1.5·ø). When triggering is enabled on both edges, the input capture pulse width should be at least 2.5 system clock periods.

The input capture registers are initialized to H'0000 by a reset and in the standby modes.

HITACHI

8.2.4 Timer Interrupt Enable Register (TIER)

Bit	7	6	5	4	3	2	1	0
	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	—
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—

TIER is an 8-bit readable/writable register that enables and disables interrupts.

TIER is initialized to H'01 by a reset and in the standby modes.

Bit 7—Input Capture Interrupt A Enable (ICIAE): This bit selects whether to request input capture interrupt A (ICIA) when input capture flag A (ICFA) in the timer status/control register (TCSR) is set to 1.

Bit 7: ICIAE	Description	
0	Input capture interrupt request A (ICIA) is disabled.	(Initial value)
1	Input capture interrupt request A (ICIA) is enabled.	

Bit 6—Input Capture Interrupt B Enable (ICIBE): This bit selects whether to request input capture interrupt B (ICIB) when input capture flag B (ICFB) in TCSR is set to 1.

Bit 6: ICIBE	Description	
0	Input capture interrupt request B (ICIB) is disabled.	(Initial value)
1	Input capture interrupt request B (ICIB) is enabled.	

Bit 5—Input Capture Interrupt C Enable (ICICE): This bit selects whether to request input capture interrupt C (ICIC) when input capture flag C (ICFC) in TCSR is set to 1.

Bit 5: ICICE	Description	
0	Input capture interrupt request C (ICIC) is disabled.	(Initial value)
1	Input capture interrupt request C (ICIC) is enabled.	

Bit 4—Input Capture Interrupt D Enable (ICIDE): This bit selects whether to request input capture interrupt D (ICID) when input capture flag D (ICFD) in TCSR is set to 1.

Bit 4: ICIDE	Description	
0	Input capture interrupt request D (ICID) is disabled.	(Initial value)
1	Input capture interrupt request D (ICID) is enabled.	

HITACHI

Bit 3—Output Compare Interrupt A Enable (OCIAE): This bit selects whether to request output compare interrupt A (OCIA) when output compare flag A (OCFA) in TCSR is set to 1.

Bit 3: OCIAE	Description	
0	Output compare interrupt request A (OCIA) is disabled.	(Initial value)
1	Output compare interrupt request A (OCIA) is enabled.	

Bit 2—Output Compare Interrupt B Enable (OCIBE): This bit selects whether to request output compare interrupt B (OCIB) when output compare flag B (OCFB) in TCSR is set to 1.

Bit 2: OCIBE	Description	
0	Output compare interrupt request B (OCIB) is disabled.	(Initial value)
1	Output compare interrupt request B (OCIB) is enabled.	

Bit 1—Timer Overflow Interrupt Enable (OVIE): This bit selects whether to request a free-running timer overflow interrupt (FOVI) when the timer overflow flag (OVF) in TCSR is set to 1.

Bit 1: OVIE	Description	
0	Timer overflow interrupt request (FOVI) is disabled.	(Initial value)
1	Timer overflow interrupt request (FOVI) is enabled.	

Bit 0—Reserved: This bit cannot be modified and is always read as 1.

HITACHI

8.2.5 Timer Control/Status Register (TCSR)

Bit	7	6	5	4	3	2	1	0
	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W

Note: * Software can write a 0 in bits 7 to 1 to clear the flags, but cannot write a 1 in these bits.

TCSR is an 8-bit readable and partially writable register that contains the seven interrupt flags and specifies whether to clear the counter on compare-match A (when the FRC and OCRA values match).

TCSR is initialized to H'00 by a reset and in the standby modes.

Timing is described in section 8.4, Operation.

Bit 7—Input Capture Flag A (ICFA): This status bit is set to 1 to flag an input capture A event. If BUFEA = 0, ICFA indicates that the FRC value has been copied to ICRA. If BUFEA = 1, ICFA indicates that the old ICRA value has been moved into ICRC and the new FRC value has been copied to ICRA.

ICFA must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 7: ICFA	Description
0	To clear ICFA, the CPU must read ICFA after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when an FTIA input signal causes the FRC value to be copied to ICRA.

Bit 6—Input Capture Flag B (ICFB): This status bit is set to 1 to flag an input capture B event. If BUFEB = 0, ICFB indicates that the FRC value has been copied to ICRB. If BUFEB = 1, ICFB indicates that the old ICRB value has been moved into ICRD and the new FRC value has been copied to ICRB.

ICFB must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 6: ICFB	Description
0	To clear ICFB, the CPU must read ICFB after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when an FTIB input signal causes the FRC value to be copied to ICRB.

164

HITACHI

Bit 5—Input Capture Flag C (ICFC): This status bit is set to 1 to flag input of a rising or falling edge of FTIC as selected by the IEDGC bit. When BUFEA = 0, this indicates capture of the FRC count in ICRC. When BUFEA = 1, however, the FRC count is not captured, so ICFC becomes simply an external interrupt flag. In other words, the buffer mode frees FTIC for use as a general-purpose interrupt signal (which can be enabled or disabled by the ICICE bit).

ICFC must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 5: ICFC	Description
0	To clear ICFC, the CPU must read ICFC after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when an FTIC input signal is received.

Bit 4—Input Capture Flag D (ICFD): This status bit is set to 1 to flag input of a rising or falling edge of FTID as selected by the IEDGD bit. When BUFEB = 0, this indicates capture of the FRC count in ICRD. When BUFEB = 1, however, the FRC count is not captured, so ICFD becomes simply an external interrupt flag. In other words, the buffer mode frees FTID for use as a general-purpose interrupt signal (which can be enabled or disabled by the ICIDE bit).

ICFD must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 4: ICFD	Description
0	To clear ICFD, the CPU must read ICFD after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when an FTID input signal is received.

Bit 3—Output Compare Flag A (OCFA): This status flag is set to 1 when the FRC value matches the OCRA value. This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 3: OCFA	Description
0	To clear OCFA, the CPU must read OCFA after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when FRC = OCRA.

HITACHI

Bit 2—Output Compare Flag B (OCFB): This status flag is set to 1 when the FRC value matches the OCRB value. This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 2: OCFB	Description
0	To clear OCFB, the CPU must read OCFB after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when FRC = OCRB.

Bit 1—Timer Overflow Flag (OVF): This status flag is set to 1 when FRC overflows (changes from H'FFFF to H'0000). This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 1: OVF	Description
0	To clear OVF, the CPU must read OVF after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when FRC changes from H'FFFF to H'0000.

Bit 0—Counter Clear A (CCLRA): This bit selects whether to clear FRC at compare-match A (when the FRC and OCRA values match).

Bit 0: CCLRA	Description
0	The FRC is not cleared. (Initial value)
1	The FRC is cleared at compare-match A.

8.2.6   Timer Control Register (TCR)

Bit	7	6	5	4	3	2	1	0
	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR is an 8-bit readable/writable register that selects the rising or falling edge of the input capture signals, enables the input capture buffer mode, and selects the FRC clock source.

TCR is initialized to H'00 by a reset and in the standby modes.

166

HITACHI

Bit 7—Input Edge Select A (IEDGA): This bit selects the rising or falling edge of the input capture A signal (FTIA).

Bit 7: IEDGA	Description
0	Input capture A events are recognized on the falling edge of FTIA. (Initial value)
1	Input capture A events are recognized on the rising edge of FTIA.

Bit 6—Input Edge Select B (IEDGB): This bit selects the rising or falling edge of the input capture B signal (FTIB).

Bit 6: IEDGB	Description
0	Input capture B events are recognized on the falling edge of FTIB. (Initial value)
1	Input capture B events are recognized on the rising edge of FTIB.

Bit 5—Input Edge Select C (IEDGC): This bit selects the rising or falling edge of the input capture C signal (FTIC).

Bit 5: IEDGC	Description
0	Input capture C events are recognized on the falling edge of FTIC. (Initial value)
1	Input capture C events are recognized on the rising edge of FTIC.

Bit 4—Input Edge Select D (IEDGD): This bit selects the rising or falling edge of the input capture D signal (FTID).

Bit 4: IEDGD	Description
0	Input capture D events are recognized on the falling edge of FTID. (Initial value)
1	Input capture D events are recognized on the rising edge of FTID.

Bit 3—Buffer Enable A (BUFEA): This bit selects whether to use ICRC as a buffer register for ICRA.

Bit 3: BUFEA	Description	
0	ICRC is used for input capture C.	(Initial value)
1	ICRC is used as a buffer register for input capture A.	

HITACHI

Bit 2—Buffer Enable B (BUFEB): This bit selects whether to use ICRD as a buffer register for ICRB.

Bit 2: BUFEB	Description	
0	ICRD is used for input capture D.	(Initial value)
1	ICRD is used as a buffer register for input capture B.	

Bits 1 and 0—Clock Select (CKS1 and CKS0): These bits select external clock input or one of three internal clock sources for FRC. External clock pulses are counted on the rising edge of signals input to pin FTCI.

Bit 1: CKS1	Bit 0: CKS0	Description	
0	0	$\emptyset_P/2$ internal clock source	(Initial value)
	1	$\emptyset_P/8$ internal clock source	
1	0	$\emptyset_P/32$ internal clock source	
	1	External clock source (rising edge)	

8.2.7 Timer Output Compare Control Register (TOCR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	OCRS	OEA	OEB	OLVLA	OLVLB
Initial value	1	1	1	0	0	0	0	0
Read/Write	—	—	—	R/W	R/W	R/W	R/W	R/W

TOCR is an 8-bit readable/writable register that enables output from the output compare pins, selects the output levels, and switches access between output compare registers A and B.

TOCR is initialized to H'E0 by a reset and in the standby modes.

Bits 7 to 5—Reserved: These bits cannot be modified and are always read as 1.

Bit 4—Output Compare Register Select (OCRS): OCRA and OCRB share the same address. When this address is accessed, the OCRS bit selects which register is accessed. This bit does not affect the operation of OCRA or OCRB.

Bit 4: OCRS	Description	
0	OCRA is selected.	(Initial value)
1	OCRB is selected.	

HITACHI

Bit 3—Output Enable A (OEA): This bit enables or disables output of the output compare A signal (FTOA).

Bit 3: OEA	Description	
0	Output compare A output is disabled.	(Initial value)
1	Output compare A output is enabled.	

Bit 2—Output Enable B (OEB): This bit enables or disables output of the output compare B signal (FTOB).

Bit 2: OEB	Description	
0	Output compare B output is disabled.	(Initial value)
1	Output compare B output is enabled.	

Bit 1—Output Level A (OLVLA): This bit selects the logic level to be output at the FTOA pin when the FRC and OCRA values match.

Bit 1: OLVLA	Description	
0	A 0 logic level is output for compare-match A.	(Initial value)
1	A 1 logic level is output for compare-match A.	

Bit 0—Output Level B (OLVLB): This bit selects the logic level to be output at the FTOB pin when the FRC and OCRB values match.

Bit 0: OLVLB	Description	
0	A 0 logic level is output for compare-match B.	(Initial value)
1	A 1 logic level is output for compare-match B.	

169

HITACHI

8.3   CPU Interface

The free-running counter (FRC), output compare registers (OCRA and OCRB), and input capture registers (ICRA to ICRD) are 16-bit registers, but they are connected to an 8-bit data bus. When the CPU accesses these registers, to ensure that both bytes are written or read simultaneously, the access is performed using an 8-bit temporary register (TEMP).

These registers are written and read as follows:

- Register Write

  When the CPU writes to the upper byte, the byte of write data is placed in TEMP. Next, when the CPU writes to the lower byte, this byte of data is combined with the byte in TEMP and all 16 bits are written in the register simultaneously.

- Register Read

  When the CPU reads the upper byte, the upper byte of data is sent to the CPU and the lower byte is placed in TEMP. When the CPU reads the lower byte, it receives the value in TEMP.

Programs that access these registers should normally use word access. Equivalently, they may access first the upper byte, then the lower byte by two consecutive byte accesses. Data will not be transferred correctly if the bytes are accessed in reverse order, or if only one byte is accessed.

Figure 8.3 shows the data flow when FRC is accessed. The other registers are accessed in the same way. As an exception, when the CPU reads OCRA or OCRB, it reads both the upper and lower bytes directly, without using TEMP.

Coding Examples

To write the contents of general register R0 to OCRA:	`MOV.W  R0, @OCRA`
To transfer the contents of ICRA to general register R0:	`MOV.W  @ICRA, R0`

HITACHI

Figure 8.3 (a) Write Access to FRC (when CPU Writes H'AA55)

HITACHI

Figure 8.3 (b)   Read Access to FRC (when FRC Contains H'AA55)

172

HITACHI

8.4 Operation

8.4.1 FRC Increment Timing

FRC increments on a pulse generated once for each period of the selected (internal or external) clock source. The clock source is selected by bits CKS0 and CKS1 in TCR.

Internal Clock: The internal clock sources ($\phi_P/2$, $\phi_P/8$, $\phi_P/32$) are created from the system clock (ϕ) by a prescaler. FRC increments on a pulse generated from the falling edge of the prescaler output. See figure 8.4.

Figure 8.4   Increment Timing for Internal Clock Source

173

HITACHI

External Clock: If external clock input is selected, FRC increments on the rising edge of the FTCI clock signal. Figure 8.5 shows the increment timing.

The pulse width of the external clock signal must be at least 1.5 system clock (ø) periods. The counter will not increment correctly if the pulse width is shorter than 1.5 system clock periods.

Figure 8.5   Increment Timing for External Clock Source

HITACHI

8.4.2 Output Compare Timing

When a compare-match occurs, the logic level selected by the output level bit (OLVLA or OLVLB) in TOCR is output at the output compare pin (FTOA or FTOB). Figure 8.6 shows the timing of this operation for compare-match A.

Figure 8.6   Timing of Output Compare A

HITACHI

8.4.3 FRC Clear Timing

If the CCLRA bit in TCSR is set to 1, the FRC is cleared when compare-match A occurs. Figure 8.7 shows the timing of this operation.

Figure 8.7   Clearing of FRC by Compare-Match A

8.4.4 Input Capture Timing

Input Capture Timing: An internal input capture signal is generated from the rising or falling edge of the signal at the input capture pin FTIx (x = A, B, C, D), as selected by the corresponding IEDGx bit in TCR. Figure 8.8 shows the usual input capture timing when the rising edge is selected (IEDGx = 1).

Figure 8.8   Input Capture Timing (Usual Case)

If the upper byte of ICRA/B/C/D is being read when the corresponding input capture signal arrives, the internal input capture signal is delayed by one state. Figure 8.9 shows the timing for this case.

HITACHI

Figure 8.9   Input Capture Timing (1-State Delay Due to ICRA/B/C/D Read)

Buffered Input Capture Timing: ICRC and ICRD can operate as buffers for ICRA and ICRB.

Figure 8.10 shows how input capture operates when ICRA and ICRC are used in buffer mode and IEDGA and IEDGC are set to different values (IEDGA = 0 and IEDGC = 1, or IEDG A = 1 and IEDGC = 0), so that input capture is performed on both the rising and falling edges of FTIA.

Figure 8.10   Buffered Input Capture with Both Edges Selected

177

HITACHI

When ICRC or ICRD is used as a buffer register, its input capture flag is set by the selected transition of its input capture signal. For example, if ICRC is used to buffer ICRA, when the edge transition selected by the IEDGC bit occurs on the FTIC input capture line, ICFC will be set, and if the ICIEC bit is set, an interrupt will be requested. The FRC value will not be transferred to ICRC, however.

In buffered input capture, if the upper byte of either of the two registers to which data will be transferred (ICRA and ICRC, or ICRB and ICRD) is being read when the input signal arrives, input capture is delayed by one system clock (ø). Figure 8.11 shows the timing when BUFEA = 1.

Figure 8.11 Input Capture Timing (1-State Delay, Buffer Mode)

HITACHI

8.4.5 Timing of Input Capture Flag (ICF) Setting

The input capture flag ICFx (x = A, B, C, D) is set to 1 by the internal input capture signal. Figure 8.12 shows the timing of this operation.

Figure 8.12 Setting of Input Capture Flag

8.4.6 Setting of Output Compare Flags A and B (OCFA and OCFB)

The output compare flags are set to 1 by an internal compare-match signal generated when the FRC value matches the OCRA or OCRB value. This compare-match signal is generated at the last state in which the two values match, just before FRC increments to a new value.

Accordingly, when the FRC and OCR values match, the compare-match signal is not generated until the next period of the clock source. Figure 8.13 shows the timing of the setting of the output compare flags.

HITACHI

Figure 8.13 Setting of Output Compare Flags

8.4.7 Setting of FRC Overflow Flag (OVF)

The FRC overflow flag (OVF) is set to 1 when FRC overflows (changes from H'FFFF to H'0000). Figure 8.14 shows the timing of this operation.

Figure 8.14 Setting of Overflow Flag (OVF)

HITACHI

8.5 Interrupts

The free-running timer can request seven interrupts (three types): input capture A to D (ICIA, ICIB, ICIC, ICID), output compare A and B (OCIA and OCIB), and overflow (FOVI). Each interrupt can be enabled or disabled by an enable bit in TIER. Independent signals are sent to the interrupt controller for each interrupt. Table 8.4 lists information about these interrupts.

Table 8.4   Free-Running Timer Interrupts

Interrupt	Description	Priority
ICIA	Requested by ICFA	High
ICIB	Requested by ICFB	
ICIC	Requested by ICFC	
ICID	Requested by ICFD	
OCIA	Requested by OCFA	
OCIB	Requested by OCFB	
FOVI	Requested by OVF	Low

HITACHI

8.6 Sample Application

In the example below, the free-running timer is used to generate two square-wave outputs with a 50% duty cycle and arbitrary phase relationship. The programming is as follows:

1. The CCLRA bit in TCSR is set to 1.
2. Each time a compare-match interrupt occurs, software inverts the corresponding output level bit in TOCR (OLVLA or OLVLB).

Figure 8.15   Square-Wave Output (Example)

182

HITACHI

8.7   Application Notes

Application programmers should note that the following types of contention can occur in the free-running timer.

Contention between FRC Write and Clear: If an internal counter clear signal is generated during the T_3 state of a write cycle to the lower byte of the free-running counter, the clear signal takes priority and the write is not performed.

Figure 8.16 shows this type of contention.

Figure 8.16   FRC Write-Clear Contention

HITACHI

Contention between FRC Write and Increment: If an FRC increment pulse is generated during the T_3 state of a write cycle to the lower byte of the free-running counter, the write takes priority and FRC is not incremented.

Figure 8.17 shows this type of contention.

Figure 8.17   FRC Write-Increment Contention

HITACHI

Contention between OCR Write and Compare-Match: If a compare-match occurs during the T_3 state of a write cycle to the lower byte of OCRA or OCRB, the write takes priority and the compare-match signal is inhibited.

Figure 8.18 shows this type of contention.

Figure 8.18   Contention between OCR Write and Compare-Match

185

HITACHI

Increment Caused by Changing of Internal Clock Source: When an internal clock source is changed, the changeover may cause FRC to increment. This depends on the time at which the clock select bits (CKS1 and CKS0) are rewritten, as shown in table 8.5.

The pulse that increments FRC is generated at the falling edge of the internal clock source. If clock sources are changed when the old source is high and the new source is low, as in case no. 3 in table 8.5, the changeover generates a falling edge that triggers the FRC increment clock pulse.

Switching between an internal and external clock source can also cause FRC to increment.

Table 8.5   Effect of Changing Internal Clock Sources

No.	Description	Timing
1	Low → low: CKS1 and CKS0 are rewritten while both clock sources are low.	
2	Low → high: CKS1 and CKS0 are rewritten while old clock source is low and new clock source is high.	

186

HITACHI

No.	Description	Timing
3	High → low: CKS1 and CKS0 are rewritten while old clock source is high and new clock source is low.	
4	High → high: CKS1 and CKS0 are rewritten while both clock sources are high.	

Note: * The switching of clock sources is regarded as a falling edge that increments FRC.

HITACHI

188

HITACHI

Section 9   8-Bit Timers

9.1   Overview

The H8/3437 Series includes an 8-bit timer module with two channels (numbered 0 and 1). Each channel has an 8-bit counter (TCNT) and two time constant registers (TCORA and TCORB) that are constantly compared with the TCNT value to detect compare-match events. One of the many applications of the 8-bit timer module is to generate a rectangular-wave output with an arbitrary duty cycle.

9.1.1   Features

The features of the 8-bit timer module are listed below.

- Selection of seven clock sources

  The counters can be driven by one of six internal clock signals or an external clock input (enabling use as an external event counter).

- Selection of three ways to clear the counters

  The counters can be cleared on compare-match A or B, or by an external reset signal.

- Timer output controlled by two time constants

  The timer output signal in each channel is controlled by two independent time constants, enabling the timer to generate output waveforms with an arbitrary duty cycle, or PWM waveforms.

- Three independent interrupts

  Compare-match A and B and overflow interrupts can be requested independently.

189

HITACHI

9.1.2   Block Diagram

Figure 9.1 shows a block diagram of one channel in the 8-bit timer module.

Figure 9.1   Block Diagram of 8-Bit Timer (1 Channel)

190

HITACHI

9.1.3　Input and Output Pins

Table 9.1 lists the input and output pins of the 8-bit timer.

Table 9.1　Input and Output Pins of 8-Bit Timer

Name	Abbreviation*		I/O	Function
	Channel 0	Channel 1		
Timer output	TMO_0	TMO_1	Output	Output controlled by compare-match
Timer clock input	$TMCI_0$	$TMCI_1$	Input	External clock source for the counter
Timer reset input	$TMRI_0$	$TMRI_1$	Input	External reset signal for the counter

Note: * In this manual, the channel subscript has been deleted, and only TMO TMCI, and TMRI are used.

9.1.4　Register Configuration

Table 9.2 lists the registers of the 8-bit timer module. Each channel has an independent set of registers.

Table 9.2　8-Bit Timer Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address
0	Timer control register	TCR	R/W	H'00	H'FFC8
	Timer control/status register	TCSR	R/(W)*	H'10	H'FFC9
	Time constant register A	TCORA	R/W	H'FF	H'FFCA
	Time constant register B	TCORB	R/W	H'FF	H'FFCB
	Timer counter	TCNT	R/W	H'00	H'FFCC
1	Timer control register	TCR	R/W	H'00	H'FFD0
	Timer control/status register	TCSR	R/(W)*	H'10	H'FFD1
	Time constant register A	TCORA	R/W	H'FF	H'FFD2
	Time constant register B	TCORB	R/W	H'FF	H'FFD3
	Timer counter	TCNT	R/W	H'00	H'FFD4
0, 1	Serial/timer control register	STCR	R/W	H'00	H'FFC3

Note: * Software can write a 0 to clear bits 7 to 5, but cannot write a 1 in these bits.

HITACHI

9.2 Register Descriptions

9.2.1 Timer Counter (TCNT)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Each timer counter (TCNT) is an 8-bit up-counter that increments on a pulse generated from an internal or external clock source selected by clock select bits 2 to 0 (CKS2 to CKS0) of the timer control register (TCR). The CPU can always read or write the timer counter.

The timer counter can be cleared by an external reset input or by an internal compare-match signal generated at a compare-match event. Clock clear bits 1 and 0 (CCLR1 and CCLR0) of the timer control register select the method of clearing.

When a timer counter overflows from H'FF to H'00, the overflow flag (OVF) in the timer control/status register (TCSR) is set to 1.

The timer counters are initialized to H'00 by a reset and in the standby modes.

9.2.2 Time Constant Registers A and B (TCORA and TCORB)

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCORA and TCORB are 8-bit readable/writable registers. The timer count is continually compared with the constants written in these registers (except during the T_3 state of a write cycle to TCORA or TCORB). When a match is detected, the corresponding compare-match flag (CMFA or CMFB) is set in the timer control/status register (TCSR).

The timer output signal is controlled by these compare-match signals as specified by output select bits 3 to 0 (OS3 to OS0) in the timer control/status register (TCSR).

TCORA and TCORB are initialized to H'FF by a reset and in the standby modes.

192

HITACHI

9.2.3　　Timer Control Register (TCR)

Bit	7	6	5	4	3	2	1	0
	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR is an 8-bit readable/writable register that selects the clock source and the time at which the timer counter is cleared, and enables interrupts.

TCR is initialized to H'00 by a reset and in the standby modes.

For timing diagrams, see section 9.3, Operation.

Bit 7—Compare-match Interrupt Enable B (CMIEB): This bit selects whether to request compare-match interrupt B (CMIB) when compare-match flag B (CMFB) in the timer control/status register (TCSR) is set to 1.

Bit 7: CMIEB	Description	
0	Compare-match interrupt request B (CMIB) is disabled.	(Initial value)
1	Compare-match interrupt request B (CMIB) is enabled.	

Bit 6—Compare-match Interrupt Enable A (CMIEA): This bit selects whether to request compare-match interrupt A (CMIA) when compare-match flag A (CMFA) in TCSR is set to 1.

Bit 6: CMIEA	Description	
0	Compare-match interrupt request A (CMIA) is disabled.	(Initial value)
1	Compare-match interrupt request A (CMIA) is enabled.	

193

HITACHI

Bit 5—Timer Overflow Interrupt Enable (OVIE): This bit selects whether to request a timer overflow interrupt (OVI) when the overflow flag (OVF) in TCSR is set to 1.

Bit 5: OVIE	Description	
0	The timer overflow interrupt request (OVI) is disabled.	(Initial value)
1	The timer overflow interrupt request (OVI) is enabled.	

Bits 4 and 3—Counter Clear 1 and 0 (CCLR1 and CCLR0): These bits select how the timer counter is cleared: by compare-match A or B or by an external reset input (TMRI).

Bit 4: CCLR1	Bit 3: CCLR0	Description	
0	0	Not cleared.	(Initial value)
	1	Cleared on compare-match A.	
1	0	Cleared on compare-match B.	
	1	Cleared on rising edge of external reset input signal.	

194

HITACHI

Bits 2, 1, and 0—Clock Select (CKS2, CKS1, and CKS0): These bits and bits ICKS1 and ICKS0 in the serial/timer control register (STCR) select the internal or external clock source for the timer counter. Six internal clock sources, derived by prescaling the system clock, are available for each timer channel. For internal clock sources the counter is incremented on the falling edge of the internal clock. For an external clock source, these bits can select whether to increment the counter on the rising or falling edge of the clock input (TMCI), or on both edges.

Channel	TCR Bit 2: CKS2	TCR Bit 1: CKS1	TCR Bit 0: CKS0	STCR Bit 1: ICKS1	STCR Bit 0: ICKS0	Description
0	0	0	0	—	—	No clock source (timer stopped) (Initial value)
			1		0	$\phi_P/8$ internal clock, counted on falling edge
					1	$\phi_P/2$ internal clock, counted on falling edge
		1	0		0	$\phi_P/64$ internal clock, counted on falling edge
					1	$\phi_P/32$ internal clock, counted on falling edge
			1		0	$\phi_P/1024$ internal clock, counted on falling edge
					1	$\phi_P/256$ internal clock, counted on falling edge
	1	0	0		—	No clock source (timer stopped)
			1			External clock source, counted on rising edge
		1	0			External clock source, counted on falling edge
			1			External clock source, counted on both rising and falling edges
1	0	0	0	—	—	No clock source (timer stopped) (Initial value)
			1	0		$\phi_P/8$ internal clock, counted on falling edge
				1		$\phi_P/2$ internal clock, counted on falling edge
		1	0	0		$\phi_P/64$ internal clock, counted on falling edge
				1		$\phi_P/128$ internal clock, counted on falling edge
			1	0		$\phi_P/1024$ internal clock, counted on falling edge
				1		$\phi_P/2048$ internal clock, counted on falling edge
	1	0	0	—		No clock source (timer stopped)
			1			External clock source, counted on rising edge
		1	0			External clock source, counted on falling edge
			1			External clock source, counted on both rising and falling edges

195

HITACHI

9.2.4 Timer Control/Status Register (TCSR)

Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	—	OS3	OS2	OS1	OS0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	—	R/W	R/W	R/W	R/W

Note: * Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these bits.

TCSR is an 8-bit readable and partially writable register that indicates compare-match and overflow status and selects the effect of compare-match events on the timer output signal.

TCSR is initialized to H'10 by a reset and in the standby modes.

Bit 7—Compare-Match Flag B (CMFB): This status flag is set to 1 when the timer count matches the time constant set in TCORB. CMFB must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 7: CMFB	Description
0	To clear CMFB, the CPU must read CMFB after it has been set to 1 then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when TCNT = TCORB.

Bit 6—Compare-Match Flag A (CMFA): This status flag is set to 1 when the timer count matches the time constant set in TCORA. CMFA must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 6: CMFA	Description
0	To clear CMFA, the CPU must read CMFA after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when TCNT = TCORA.

Bit 5—Timer Overflow Flag (OVF): This status flag is set to 1 when the timer count overflows (changes from H'FF to H'00). OVF must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 5: OVF	Description
0	To clear OVF, the CPU must read OVF after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when TCNT changes from H'FF to H'00.

196

HITACHI

Bit 4—Reserved: This bit is always read as 1. It cannot be written.

Bits 3 to 0—Output Select 3 to 0 (OS3 to OS0): These bits specify the effect of TCOR–TCNT compare-match events on the timer output signal (TMO). Bits OS3 and OS2 control the effect of compare-match B on the output level. Bits OS1 and OS0 control the effect of compare-match A on the output level.

If compare-match A and B occur simultaneously, any conflict is resolved according to the following priority order: toggle > 1 output > 0 output.

When all four output select bits are cleared to 0 the timer output signal is disabled.

After a reset, the timer output is 0 until the first compare-match event.

Bit 3: OS3	Bit 2: OS2	Description
0	0	No change when compare-match B occurs. (Initial value)
	1	Output changes to 0 when compare-match B occurs.
1	0	Output changes to 1 when compare-match B occurs.
	1	Output inverts (toggles) when compare-match B occurs.

Bit 1: OS1	Bit 0: OS0	Description
0	0	No change when compare-match A occurs. (Initial value)
	1	Output changes to 0 when compare-match A occurs.
1	0	Output changes to 1 when compare-match A occurs.
	1	Output inverts (toggles) when compare-match A occurs.

197

HITACHI

9.2.5 Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICD	IICX	IICE	STAC	MPE	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls the I^2C bus interface and host interface, controls the operating mode of the serial communication interface, and selects internal clock sources for the timer counters.

STCR is initialized to H'00 by a reset.

Bits 7 to 4—I^2C Control (IICS, IICD, IICX, IICE): These bits control operation of the I^2C bus interface. For details, see section 13, I^2C Bus Interface.

Bit 3—Slave Input Switch (STAC): Controls the switching of the host interface input pins. For details, see section 14, Host Interface.

Bit 2—Multiprocessor Enable (MPE): Controls the operating mode of serial communication interfaces 0 and 1. For details, see section 12, Serial Communication Interface.

Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1 and ICKS0): These bits and bits CKS2 to CKS0 in the TCR select clock sources for the timer counters. For details, see section 9.2.3, Timer Control Register.

HITACHI

9.3 Operation

9.3.1 TCNT Increment Timing

The timer counter increments on a pulse generated once for each period of the selected (internal or external) clock source.

Internal Clock: Internal clock sources are created from the system clock by a prescaler. The counter increments on an internal TCNT clock pulse generated from the falling edge of the prescaler output, as shown in figure 9.2. Bits CKS2 to CKS0 of TCR and bits ICKS1 and ICKS0 of STCR can select one of the six internal clocks.

Figure 9.2   Count Timing for Internal Clock Input

HITACHI

199

External Clock: If external clock input (TMCI) is selected, the timer counter can increment on the rising edge, the falling edge, or both edges of the external clock signal. Figure 9.3 shows incrementation on both edges of the external clock signal.

The external clock pulse width must be at least 1.5 system clock (ø) periods for incrementation on a single edge, and at least 2.5 system clock periods for incrementation on both edges. The counter will not increment correctly if the pulse width is shorter than these values.

Figure 9.3   Count Timing for External Clock Input

HITACHI

9.3.2   Compare-Match Timing

Setting of Compare-Match Flags A and B (CMFA and CMFB): The compare-match flags are set to 1 by an internal compare-match signal generated when the timer count matches the time constant in TCORA or TCORB. The compare-match signal is generated at the last state in which the match is true, just before the timer counter increments to a new value.

Accordingly, when the timer count matches one of the time constants, the compare-match signal is not generated until the next period of the clock source. Figure 9.4 shows the timing of the setting of the compare-match flags.

Figure 9.4   Setting of Compare-Match Flags

HITACHI

Output Timing: When a compare-match event occurs, the timer output changes as specified by the output select bits (OS3 to OS0) in the TCSR. Depending on these bits, the output can remain the same, change to 0, change to 1, or toggle.

Figure 9.5 shows the timing when the output is set to toggle on compare-match A.

Figure 9.5   Timing of Timer Output

Timing of Compare-Match Clear: Depending on the CCLR1 and CCLR0 bits in TCR, the timer counter can be cleared when compare-match A or B occurs. Figure 9.6 shows the timing of this operation.

Figure 9.6   Timing of Compare-Match Clear

202

HITACHI

9.3.3　External Reset of TCNT

When the CCLR1 and CCLR0 bits in TCR are both set to 1, the timer counter is cleared on the rising edge of an external reset input. Figure 9.7 shows the timing of this operation. The timer reset pulse width must be at least 1.5 system clock (ø) periods.

Figure 9.7　Timing of External Reset

9.3.4　Setting of TCSR Overflow Flag (OVF)

The overflow flag (OVF) is set to 1 when the timer count overflows (changes from H'FF to H'00). Figure 9.8 shows the timing of this operation.

Figure 9.8　Setting of Overflow Flag (OVF)

HITACHI

9.4 Interrupts

Each channel in the 8-bit timer can generate three types of interrupts: compare-match A and B (CMIA and CMIB), and overflow (OVI). Each interrupt can be enabled or disabled by an enable bit in TCR. Independent signals are sent to the interrupt controller for each interrupt. Table 9.3 lists information about these interrupts.

Table 9.3   8-Bit Timer Interrupts

Interrupt	Description	Priority
CMIA	Requested by CMFA	High
CMIB	Requested by CMFB	↑
OVI	Requested by OVF	Low

9.5 Sample Application

In the example below, the 8-bit timer is used to generate a pulse output with a selected duty cycle. The control bits are set as follows:

1. In TCR, CCLR1 is cleared to 0 and CCLR0 is set to 1 so that the timer counter is cleared when its value matches the constant in TCORA.
2. In TCSR, bits OS3 to OS0 are set to 0110, causing the output to change to 1 on compare-match A and to 0 on compare-match B.

With these settings, the 8-bit timer provides output of pulses at a rate determined by TCORA with a pulse width determined by TCORB. No software intervention is required.

Figure 9.9   Example of Pulse Output

HITACHI

9.6 Application Notes

Application programmers should note that the following types of contention can occur in the 8-bit timer.

9.6.1 Contention between TCNT Write and Clear

If an internal counter clear signal is generated during the T_3 state of a write cycle to the timer counter, the clear signal takes priority and the write is not performed.

Figure 9.10 shows this type of contention.

Figure 9.10   TCNT Write-Clear Contention

205

HITACHI

9.6.2 Contention between TCNT Write and Increment

If a timer counter increment pulse is generated during the T_3 state of a write cycle to the timer counter, the write takes priority and the timer counter is not incremented.

Figure 9.11 shows this type of contention.

Figure 9.11   TCNT Write-Increment Contention

HITACHI

9.6.3 Contention between TCOR Write and Compare-Match

If a compare-match occurs during the T_3 state of a write cycle to TCOR, the write takes priority and the compare-match signal is inhibited.

Figure 9.12 shows this type of contention.

Figure 9.12   Contention between TCOR Write and Compare-Match

HITACHI

9.6.4 Contention between Compare-Match A and Compare-Match B

If identical time constants are written in TCORA and TCORB, causing compare-match A and B to occur simultaneously, any conflict between the output selections for compare-match A and B is resolved by following the priority order in table 9.4.

Table 9.4 Priority of Timer Output

Output Selection	Priority
Toggle	High
1 output	↑
0 output	
No change	Low

9.6.5 Increment Caused by Changing of Internal Clock Source

When an internal clock source is changed, the changeover may cause the timer counter to increment. This depends on the time at which the clock select bits (CKS1, CKS0) are rewritten, as shown in table 9.5.

The pulse that increments the timer counter is generated at the falling edge of the internal clock source signal. If clock sources are changed when the old source is high and the new source is low, as in case no. 3 in table 9.5, the changeover generates a falling edge that triggers the TCNT clock pulse and increments the timer counter.

Switching between an internal and external clock source can also cause the timer counter to increment.

208

HITACHI

Table 9.5   Effect of Changing Internal Clock Sources

No.	Description	Timing
1	Low → low[*1]	
2	Low → high[*2]	

HITACHI

No.	Description	Timing
3	High → low[*3]	

Old clock
source

New clock
source

TCNT clock
pulse   [*4]

TCNT   N   N + 1   N + 2

CKS rewrite

| 4 | High → high | |

Old clock
source

New clock
source

TCNT clock
pulse

TCNT   N   N + 1   N + 2

CKS rewrite

Notes: *1 Including a transition from low to the stopped state (CKS1 = 0, CKS0 = 0), or a
transition from the stopped state to low.

*2 Including a transition from the stopped state to high.

*3 Including a transition from high to the stopped state.

*4 The switching of clock sources is regarded as a falling edge, and therefore a TCNT
clock pulse is generated and TCNT is incremented.

210

HITACHI

Section 10   PWM Timers

10.1   Overview

The H8/3437 Series has an on-chip pulse-width modulation (PWM) timer module with two independent channels (PWM0 and PWM1). Both channels are functionally identical. Each PWM channel generates a rectangular output pulse with a duty cycle of 0 to 100%. The duty cycle is specified in an 8-bit duty register (DTR).

10.1.1   Features

The PWM timer module has the following features:

- Selection of eight clock sources
- Duty cycles from 0 to 100% with 1/250 resolution
- Output with positive or negative logic and software enable/disable control

HITACHI

10.1.2   Block Diagram

Figure 10.1 shows a block diagram of one PWM timer channel.

Figure 10.1   Block Diagram of PWM Timer

10.1.3   Input and Output Pins

Table 10.1 lists the output pins of the PWM timer module. There are no input pins.

Table 10.1   Output Pins of PWM Timer Module

Name	Abbreviation	I/O	Function
PWM0 output	PW_0	Output	Pulse output from PWM timer channel 0.
PWM1 output	PW_1	Output	Pulse output from PWM timer channel 1.

HITACHI

10.1.4　Register Configuration

The PWM timer module has three registers for each channel as listed in table 10.2.

Table 10.2　PWM Timer Registers

Name	Abbreviation	R/W	Initial Value	Address PWM0	Address PWM1
Timer control register	TCR	R/W	H'38	H'FFA0	H'FFA4
Duty register	DTR	R/W	H'FF	H'FFA1	H'FFA5
Timer counter	TCNT	R/W	H'00	H'FFA2	H'FFA6

10.2　Register Descriptions

10.2.1　Timer Counter (TCNT)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCNT is an 8-bit readable/writable up-counter. When the output enable bit (OE) is set to 1 in TCR, TCNT starts counting pulses of an internal clock source selected by clock select bits 2 to 0 (CKS2 to CKS0). After counting from H'00 to H'F9, the count repeats from H'00. When TCNT changes from H'00 to to H'01, the PWM output is placed in the 1 state, unless the DTR value is H'00, in which case the duty cycle is 0% and the PWM output remains in the 0 state.

TCNT is initialized to H'00 at a reset and in the standby modes, and when the OE bit is cleared to 0.

HITACHI

213

10.2.2 Duty Register (DTR)

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DTR is an 8-bit readable/writable register that specifies the duty cycle of the output pulse. Any duty cycle from 0% to 100% can be output by setting the corresponding value in DTR. The resolution is 1/250. Writing 0 (H'00) in DTR gives a 0% duty cycle. Writing 125 (H'7D) gives a 50% duty cycle. Writing 250 (H'FA) gives a 100% duty cycle.

The DTR and TCNT values are always compared. When the values match, the PWM output is placed in the 0 state.

DTR is double-buffered. A new value written in DTR does not become valid until after the timer count changes from H'F9 to H'00. While the OE bit is cleared to 0 in TCR, however, new values written in DTR become valid immediately. When DTR is read, the value read is the currently valid value.

DTR is initialized to H'FF by a reset and in the standby modes.

HITACHI

10.2.3 Timer Control Register (TCR)

Bit	7	6	5	4	3	2	1	0
	OE	OS	—	—	—	CKS2	CKS1	CKS0
Initial value	0	0	1	1	1	0	0	0
Read/Write	R/W	R/W	—	—	—	R/W	R/W	R/W

TCR is an 8-bit readable/writable register that selects the clock input to TCNT and controls PWM output.

TCR is initialized to H'38 by a reset and in standby mode.

Bit 7—Output Enable (OE): This bit enables the timer counter and the PWM output.

Bit 7: OE	Description
0	PWM output is disabled. TCNT is cleared to H'00 and stopped. (Initial value)
1	PWM output is enabled. TCNT runs.

Bit 6—Output Select (OS): This bit selects positive or negative logic for the PWM output.

Bit 6: OS	Description
0	Positive logic; positive-going PWM pulse, 1 = high (Initial value)
1	Negative logic; negative-going PWM pulse, 1 = low

Bits 5 to 3—Reserved: These bits cannot be modified and are always read as 1.

HITACHI

Bits 2, 1, and 0—Clock Select (CKS2, CKS1, and CKS0): These bits select one of eight internal clock sources obtained by dividing the supporting-module clock (ϕ_P).

Bit 2: CKS2	Bit 1: CKS1	Bit 0: CKS0	Description	
0	0	0	$\phi_P/2$	(Initial value)
		1	$\phi_P/8$	
	1	0	$\phi_P/32$	
		1	$\phi_P/128$	
1	0	0	$\phi_P/256$	
		1	$\phi_P/1024$	
	1	0	$\phi_P/2048$	
		1	$\phi_P/4096$	

From the clock source frequency, the resolution, period, and frequency of the PWM output can be calculated as follows.

Resolution = 1/clock source frequency

PWM period = resolution $\times$ 250

PWM frequency = 1/PWM period

If the ϕ_P clock frequency is 10 MHz, then the resolution, period, and frequency of the PWM output for each clock source are as shown in table 10.3.

Table 10.3   PWM Timer Parameters for 10 MHz System Clock

Internal Clock Frequency	Resolution	PWM Period	PWM Frequency
$\phi_P/2$	200 ns	50 µs	20 kHz
$\phi_P/8$	800 ns	200 µs	5 kHz
$\phi_P/32$	3.2 µs	800 µs	1.25 kHz
$\phi_P/128$	12.8 µs	3.2 ms	312.5 Hz
$\phi_P/256$	25.6 µs	6.4 ms	156.3 Hz
$\phi_P/1024$	102.4 µs	25.6 ms	39.1 Hz
$\phi_P/2048$	204.8 µs	51.2 ms	19.5 Hz
$\phi_P/4096$	409.6 µs	102.4 ms	9.8 Hz

216

HITACHI

10.3   Operation

10.3.1   Timer Increment

The PWM clock source is created by dividing the system clock (ø). The timer counter increments on a TCNT clock pulse generated from the falling edge of the prescaler output as shown in figure 10.2.

Figure 10.2   TCNT Increment Timing

HITACHI

217

10.3.2 PWM Operation

Figure 10.3 is a timing chart of the PWM operation.

Figure 10.3   PWM Timing

HITACHI

Positive Logic (OS = 0):

1. When (OE = 0)—(a) in Figure 10.3

   The timer count is held at H'00 and PWM output is inhibited. [Pin 4_6 (for PW0) or pin 4_7 (for PW1) is used for port 4 input/output, and its state depends on the corresponding port 4 data register and data direction register.] Any value (such as N in figure 10.3) written in the DTR becomes valid immediately.

2. When (OE = 1)

   a. The timer counter begins incrementing. The PWM output goes high when TCNT changes from H'00 to H'01, unless DTR = H'00. [(b) in figure 10.3]

   b. When the count passes the DTR value, the PWM output goes low. [(c) in figure 10.3]

   c. If the DTR value is changed (by writing the data "M" in figure 10.3), the new value becomes valid after the timer count changes from H'F9 to H'00. [(d) in figure 10.3]

Negative Logic (OS = 1)—(e) in Figure 10.3: The operation is the same except that high and low are reversed in the PWM output. [(e) in figure 10.3]

10.4 Application Notes

Some notes on the use of the PWM timer module are given below.

1. Any necessary changes to the clock select bits (CKS2 to CKS0) and output select bit (OS) should be made before the output enable bit (OE) is set to 1.

2. If the DTR value is H'00, the duty cycle is 0% and PWM output remains constant at 0.
   If the DTR value is H'FA to H'FF, the duty cycle is 100% and PWM output remains constant at 1.
   (For positive logic, 0 is low and 1 is high. For negative logic, 0 is high and 1 is low.)

219

HITACHI

220

HITACHI

Section 11 Watchdog Timer

11.1   Overview

The H8/3437 Series has an on-chip watchdog timer (WDT) that can monitor system operation by resetting the CPU or generating a nonmaskable interrupt if a system crash allows the timer count to overflow.

When this watchdog function is not needed, the watchdog timer module can be used as an interval timer. In interval timer mode, it requests an WOVF interrupt at each counter overflow.

11.1.1   Features

WDT features are shown below.

- Selection of eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
- Timer counter overflow generates an internal reset or internal interrupt:
    — Selection of internal reset or internal interrupt generation in watchdog timer mode
    — WOVF interrupt request in interval timer mode
- $\overline{\text{RESO}}$ output in watchdog timer mode
    — Low-level signal output from $\overline{\text{RESO}}$ pin when counter overflows in watchdog timer mode (when internal reset is selected)

221

HITACHI

11.1.2 Block Diagram

Figure 11.1 is a block diagram of the watchdog timer.

Figure 11.1 Block Diagram of Watchdog Timer

11.1.3 Output Pin

Table 11.1 Output Pin of Watchdog Timer

Name	Abbreviation	I/O	Function
Reset out output pin	$\overline{\text{RESO}}$	Output	Counter overflow signal output in watchdog timer mode

HITACHI

11.1.4 Register Configuration

Table 11.2 lists information on the watchdog timer registers.

Table 11.2 Register Configuration

Name	Abbreviation	R/W	Initial Value	Addresses	
				Write	**Read**
Timer control/status register	TCSR	R/(W)*	H'10	H'FFA8	H'FFA8
Timer counter	TCNT	R/W	H'00	H'FFA8	H'FFA9

Note: * Software can write a 0 to clear the status flag bits, but cannot write 1.

11.2 Register Descriptions

11.2.1 Timer Counter (TCNT)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCNT is an 8-bit readable/writable up-counter. When the timer enable bit (TME) in the timer control/status register (TCSR) is set to 1, the timer counter starts counting pulses of an internal clock source selected by clock select bits 2 to 0 (CKS2 to CKS0) in TCSR. When the count overflows (changes from H'FF to H'00), an overflow flag (OVF) in TCSR is set to 1.

TCNT is initialized to H'00 by a reset and when the TME bit is cleared to 0.

Note: TCNT is more difficult to write to than other registers. See Section 11.2.4, Register Access, for details.

223

HITACHI

11.2.2 Timer Control/Status Register (TCSR)

Bit	7	6	5	4	3	2	1	0
	OVF	WT/$\overline{\text{IT}}$	TME	—	RST/$\overline{\text{NMI}}$	CKS2	CKS1	CKS0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	—	R/W	R/W	R/W	R/W

Note: * Software can write a 0 in bit 7 to clear the flag, but cannot write a 1 in this bit.

TCSR is an 8-bit readable/writable register that selects the timer mode and clock source and performs other functions. (TCSR is write-protected by a password. See section 11.2.3, Register Access, for details.)

Bits 7 to 5 and bit 3 are initialized to 0 by a reset and in the standby modes. Bits 2 to 0 are initialized to 0 by a reset, but retain their values in the standby modes.

Bit 7—Overflow Flag (OVF): Indicates that the watchdog timer count has overflowed.

Bit 7: OVF	Description
0	To clear OVF, the CPU must read OVF after it has been set to 1, then write a 0 in this bit (Initial value)
1	Set to 1 when TCNT changes from H'FF to H'00

Bit 6—Timer Mode Select (WT/$\overline{\text{IT}}$): Selects whether to operate in watchdog timer mode or interval timer mode. When TCNT overflows, an WOVF interrupt request is sent to the CPU in interval timer mode. For watchdog timer mode, a reset or NMI interrupt is requested.

Bit 6: WT/$\overline{\text{IT}}$	Description
0	Interval timer mode (WOVF request) (Initial value)
1	Watchdog timer mode (reset or NMI request)

Bit 5—Timer Enable (TME): Enables or disables the timer.

Bit 5: TME	Description
0	TCNT is initialized to H'00 and stopped (Initial value)
1	TCNT runs and requests a reset or an interrupt when it overflows

224

HITACHI

Bit 4—Reserved: This bit cannot be modified and is always read as 1.

Bit 3: Reset or NMI Select (RST/$\overline{\text{NMI}}$): Selects either an internal reset or the NMI function at watchdog timer overflow.

Bit 3: RST/$\overline{\text{NMI}}$	Description	
0	NMI function enabled	(Initial value)
1	Reset function enabled	

Bits 2–0—Clock Select (CKS2–CKS0): These bits select one of eight clock sources obtained by dividing the system clock (ø).

The overflow interval is the time from when the watchdog timer counter begins counting from H'00 until an overflow occurs. In interval timer mode, OVF interrupts are requested at this interval.

Bit 2: CKS2	Bit 1: CKS1	Bit 0: CKS0	Clock Source	Overflow Interval (ø$_P$ = 10 MHz)	
0	0	0	ø$_P$/2	51.2 µs	(Initial value)
		1	ø$_P$/32	819.2 µs	
	1	0	ø$_P$/64	1.6 ms	
		1	ø$_P$/128	3.3 ms	
1	0	0	ø$_P$/256	6.6 ms	
		1	ø$_P$/512	13.1 ms	
	1	0	ø$_P$/2048	52.4 ms	
		1	ø$_P$/4096	104.9 ms	

225

HITACHI

11.2.3   System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

Only bit 3 is described here. For details of other bits, see section 3.2., System Control Register (SYSCR), and descriptions of the relevant modules.

Bit 3—External Reset (XRST): Indicates the reset source. When the watchdog timer is used, a reset can be generated by watchdog timer overflow as well as by external reset input.

XRST is a read-only bit. It is set to 1 by an external reset and cleared to 0 by an internal reset due to watchdog timer overflow when the RST/$\overline{\text{NMI}}$ bit is 1.

Bit 3: XRST	Description
0	A reset is generated by an internal reset due to watchdog timer overflow
1	A reset is generated by external reset input (Initial value)

11.2.4   Register Access

The watchdog timer's TCNT and TCSR registers are more difficult to write to than other registers. The procedures for writing and reading these registers are given below.

Writing to TCNT and TCSR: Word access is required. Byte data transfer instructions cannot be used for write access.

The TCNT and TCSR registers have the same write address. The write data must be contained in the lower byte of a word written at this address. The upper byte must contain H'5A (password for TCNT) or H'A5 (password for TCSR). See figure 11.2. The result of the access depicted in figure 11.2 is to transfer the write data from the lower byte to TCNT or TCSR.

Figure 11.2   Writing to TCNT and TCSR

HITACHI

Reading TCNT and TCSR: The read addresses are H'FFA8 for TCSR and H'FFA9 for TCNT, as indicated in table 11.3.

These two registers are read like other registers. Byte access instructions can be used.

Table 11.3   Read Addresses of TCNT and TCSR

Read Address	Register
H'FFA8	TCSR
H'FFA9	TCNT

11.3   Operation

11.3.1   Watchdog Timer Mode

The watchdog timer function begins operating when software sets the WT/$\overline{\text{IT}}$ and TME bits to 1 in TCSR. Thereafter, software should periodically rewrite the contents of the timer counter (normally by writing H'00) to prevent the count from overflowing. If a program crash allows the timer count to overflow, the entire chip is reset for 518 system clocks (518 ø), or an NMI interrupt is requested. Figure 11.3 shows the operation.

NMI requests from the watchdog timer have the same vector as NMI requests from the $\overline{\text{NMI}}$ pin. Avoid simultaneous handling of watchdog timer NMI requests and NMI requests from pin $\overline{\text{NMI}}$.

A reset from the watchdog timer has the same vector as an external reset from the RES pin. The reset source can be determined by the XRST bit in SYSCR.

Figure 11.3   Operation in Watchdog Timer Mode

227

HITACHI

11.3.2 Interval Timer Mode

Interval timer operation begins when the WT/$\overline{\text{IT}}$ bit is cleared to 0 and the TME bit is set to 1.

In interval timer mode, an WOVF request is generated each time the timer count overflows. This function can be used to generate WOVF requests at regular intervals. See figure 11.4.

Figure 11.4 Operation in Interval Timer Mode

11.3.3 Setting the Overflow Flag

The WOVF bit is set to 1 when the timer count overflows. Simultaneously, the WDT module requests an internal reset, NMI, or OVF interrupt. The timing is shown in figure 11.5.

Figure 11.5 Setting the OVF Bit

228

HITACHI

11.3.4　$\overline{\text{RESO}}$ Signal Output Timing

When TCNT overflows in watchdog timer mode, the OVF bit is set to 1 in TCSR. If the RST/$\overline{\text{NMI}}$ bit is 1 at this time, an internal reset signal is generated for the entire chip. At the same time a low-level signal is output from the $\overline{\text{RESO}}$ pin. The timing is shown in figure 11.6.

Figure 11.6　$\overline{\text{RESO}}$ Signal Output Timing

HITACHI

11.4   Application Notes

11.4.1   Contention between TCNT Write and Increment

If a timer counter clock pulse is generated during the T_3 state of a write cycle to the timer counter, the write takes priority and the timer counter is not incremented. See figure 11.7.

Figure 11.7   TCNT Write-Increment Contention

11.4.2   Changing the Clock Select Bits (CKS2 to CKS0)

Software should stop the watchdog timer (by clearing the TME bit to 0) before changing the value of the clock select bits. If the clock select bits are modified while the watchdog timer is running, the timer count may be incremented incorrectly.

11.4.3   Recovery from Software Standby Mode

TCSR bits, except bits 0–2, and the TCNT counter are reset when the chip recovers from software standby mode. Re-initialize the watchdog timer as necessary to resume normal operation.

230

HITACHI

11.4.4   Switching between Watchdog Timer Mode and Interval Timer Mode

If a switch is made between watchdog timer mode and interval timer mode while the WDT is operating, correct operation may not be performed. The WDT must be stopped (by clearing the TME bit to 0) before changing the timer mode.

11.4.5   System Reset by $\overline{\text{RESO}}$ Signal

If the $\overline{\text{RESO}}$ output signal is input to the chip's $\overline{\text{RES}}$ pin, the chip will not be initialized correctly. Ensure that the $\overline{\text{RESO}}$ signal is not logically input to the chip's $\overline{\text{RES}}$ pin. When resetting the entire system with the $\overline{\text{RESO}}$ signal, use a circuit such as that shown in figure 11.8.

Figure 11.8   Sample Circuit for System Reset by $\overline{\text{RESO}}$ Signal

11.4.6   Detection of Program Runaway

The following points should be noted when using the microcomputer's on-chip watchdog timer to detect program runaway.

During program runaway, instructions other than the usual instructions may be executed. If an instruction reserved for system use is executed as a result of runaway, the watchdog timer may sometimes stop, preventing detection of the runaway.

This problem can be avoided by making the following settings in the program.

1. Set code H'0004 in ROM address H'0002.
2. Set code H'56F0 in ROM address H'0004.

As system reserved addresses may be used by an emulator, the above settings should only be made for the actual chip.

HITACHI

HITACHI

Section 12   Serial Communication Interface

12.1   Overview

The H8/3437 Series includes two serial communication interface channels (SCI0 and SCI1) for transferring serial data to and from other chips. Either synchronous or asynchronous communication can be selected.

12.1.1   Features

The features of the on-chip serial communication interface are:

- Asynchronous mode

  The H8/3437 Series can communicate with a UART (Universal Asynchronous Receiver/Transmitter), ACIA (Asynchronous Communication Interface Adapter), or other chip that employs standard asynchronous serial communication. It also has a multiprocessor communication function for communication with other processors. Twelve data formats are available.

  — Data length: 7 or 8 bits

  — Stop bit length: 1 or 2 bits

  — Parity: Even, odd, or none

  — Multiprocessor bit: 1 or 0

  — Error detection: Parity, overrun, and framing errors

  — Break detection: When a framing error occurs, the break condition can be detected by reading the level of the RxD line directly.

- Synchronous mode

  The SCI can communicate with chips able to perform clocked synchronous data transfer.

  — Data length: 8 bits

  — Error detection: Overrun errors

- Full duplex communication

  The transmitting and receiving sections are independent, so each channel can transmit and receive simultaneously. Both the transmit and receive sections use double buffering, so continuous data transfer is possible in either direction.

- Built-in baud rate generator

  Any specified bit rate can be generated.

- Internal or external clock source

  The SCI can operate on an internal clock signal from the baud rate generator, or an external clock signal input at the SCK0 or SCK1 pin.

HITACHI

- Four interrupts

TDR-empty, TSR-empty, receive-end, and receive-error interrupts are requested independently.

12.1.2 Block Diagram

Figure 12.1 shows a block diagram of one serial communication interface channel.

Figure 12.1 Block Diagram of Serial Communication Interface

RSR: Receive shift register (8 bits)
RDR: Receive data register (8 bits)
TSR: Transmit shift register (8 bits)
TDR: Transmit data register (8 bits)
SMR: Serial mode register (8 bits)
SCR: Serial control register (8 bits)
SSR: Serial status register (8 bits)
BRR: Bit rate register (8 bits)

HITACHI

12.1.3 Input and Output Pins

Table 12.1 lists the input and output pins used by the SCI module.

Table 12.1   SCI Input/Output Pins

Channel	Name	Abbreviation	I/O	Function
0	Serial clock input/output	SCK0	Input/output	SCI0 clock input and output
	Receive data input	RxD0	Input	SCI0 receive data input
	Transmit data output	TxD0	Output	SCI0 transmit data output
1	Serial clock input/output	SCK1	Input/output	SCI1 clock input and output
	Receive data input	RxD1	Input	SCI1 receive data input
	Transmit data output	TxD1	Output	SCI1 transmit data output

Note: In this manual, the channel subscript has been deleted, and only SCK, RxD, and TxD are used.

HITACHI

12.1.4   Register Configuration

Table 12.2 lists the SCI registers. These registers specify the operating mode (synchronous or asynchronous), data format and bit rate, and control the transmit and receive sections.

Table 12.2   SCI Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address
0	Receive shift register	RSR	—[1]	—[1]	—[1]
	Receive data register	RDR	R	H'00	H'FFDD
	Transmit shift register	TSR	—[1]	—[1]	—[1]
	Transmit data register	TDR	R/W	H'FF	H'FFDB
	Serial mode register	SMR[3]	R/W	H'00	H'FFD8
	Serial control register	SCR	R/W	H'00	H'FFDA
	Serial status register	SSR	R/(W)[2]	H'84	H'FFDC
	Bit rate register	BRR[3]	R/W	H'FF	H'FFD9
1	Receive shift register	RSR	—[1]	—[1]	—[1]
	Receive data register	RDR	R	H'00	H'FF8D
	Transmit shift register	TSR	—[1]	—[1]	—[1]
	Transmit data register	TDR	R/W	H'FF	H'FF8B
	Serial mode register	SMR	R/W	H'00	H'FF88
	Serial control register	SCR	R/W	H'00	H'FF8A
	Serial status register	SSR	R/(W)[2]	H'84	H'FF8C
	Bit rate register	BRR	R/W	H'FF	H'FF89
0 and 1	Serial/timer control register	STCR	R/W	H'00	H'FFC3

Notes: [1] Cannot be read or written to.

[2] Software can write a 0 to clear the flags in bits 7 to 3, but cannot write 1 in these bits.

[3] SMR and BRR have the same addresses as I^2C bus interface registers ICCR and ICSR. For the access switching method and other details, see section 13, I^2C Bus Interface.

HITACHI

12.2 Register Descriptions

12.2.1 Receive Shift Register (RSR)

Bit	7	6	5	4	3	2	1	0
Read/Write	—	—	—	—	—	—	—	—

RSR is a shift register that converts incoming serial data to parallel data. When one data character has been received, it is transferred to the receive data register (RDR).

The CPU cannot read or write RSR directly.

12.2.2 Receive Data Register (RDR)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

RDR stores received data. As each character is received, it is transferred from RSR to RDR, enabling RSR to receive the next character. This double-buffering allows the SCI to receive data continuously.

RDR is a read-only register. RDR is initialized to H'00 by a reset and in the standby modes.

12.2.3 Transmit Shift Register (TSR)

Bit	7	6	5	4	3	2	1	0
Read/Write	—	—	—	—	—	—	—	—

TSR is a shift register that converts parallel data to serial transmit data. When transmission of one character is completed, the next character is moved from the transmit data register (TDR) to TSR and transmission of that character begins. If the TDRE bit is still set to 1, however, nothing is transferred to TSR.

The CPU cannot read or write TSR directly.

237

HITACHI

12.2.4 Transmit Data Register (TDR)

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TDR is an 8-bit readable/writable register that holds the next data to be transmitted. When TSR becomes empty, the data written in TDR is transferred to TSR. Continuous data transmission is possible by writing the next data in TDR while the current data is being transmitted from TSR.

TDR is initialized to H'FF by a reset and in the standby modes.

12.2.5 Serial Mode Register (SMR)

Bit	7	6	5	4	3	2	1	0
	C/$\overline{\text{A}}$	CHR	PE	O/$\overline{\text{E}}$	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR is an 8-bit readable/writable register that controls the communication format and selects the clock source of the on-chip baud rate generator. It is initialized to H'00 by a reset and in the standby modes. For further information on the SMR settings and communication formats, see tables 12.7 and 12.9 in section 12.3, Operation.

Bit 7—Communication Mode (C/$\overline{\text{A}}$): This bit selects asynchronous or synchronous communication mode.

Bit 7: C/$\overline{\text{A}}$	Description	
0	Asynchronous communication	(Initial value)
1	Synchronous communication	

Bit 6—Character Length (CHR): This bit selects the character length in asynchronous mode. It is ignored in synchronous mode.

Bit 6: CHR	Description	
0	8 bits per character	(Initial value)
1	7 bits per character (Bits 0 to 6 of TDR and RDR are used for transmitting and receiving, respectively.)	

238

HITACHI

Bit 5—Parity Enable (PE): This bit selects whether to add a parity bit in asynchronous mode. It is ignored in synchronous mode, and when a multiprocessor format is used.

Bit 5: PE	Description	
0	Transmit: No parity bit is added.	(Initial value)
	Receive: Parity is not checked.	
1	Transmit: A parity bit is added.	
	Receive: Parity is checked.	

Bit 4—Parity Mode (O/$\overline{E}$): In asynchronous mode, when parity is enabled (PE = 1), this bit selects even or odd parity.

Even parity means that a parity bit is added to the data bits for each character to make the total number of 1's even. Odd parity means that the total number of 1's is made odd.

This bit is ignored when PE = 0, or when a multiprocessor format is used. It is also ignored in synchronous mode.

Bit 4: O/$\overline{E}$	Description	
0	Even parity	(Initial value)
1	Odd parity	

Bit 3—Stop Bit Length (STOP): This bit selects the number of stop bits. It is ignored in synchronous mode.

Bit 3: STOP	Description	
0	One stop bit	(Initial value)
	Transmit: One stop bit is added.	
	Receive: One stop bit is checked to detect framing errors.	
1	Two stop bits	
	Transmit: Two stop bits are added.	
	Receive: The first stop bit is checked to detect framing errors. If the second stop bit is a space (0), it is regarded as the next start bit.	

239

HITACHI

Bit 2—Multiprocessor Mode (MP): This bit selects the multiprocessor format in asynchronous communication. When multiprocessor format is selected, the parity settings of the parity enable bit (PE) and parity mode bit (O/$\overline{\text{E}}$) are ignored. The MP bit is ignored in synchronous communication.

The MP bit is valid only when the MPE bit in the serial/timer control register (STCR) is set to 1. When the MPE bit is cleared to 0, the multiprocessor communication function is disabled regardless of the setting of the MP bit.

Bit 2: MP	Description	
0	Multiprocessor communication function is disabled.	(Initial value)
1	Multiprocessor communication function is enabled.	

Bits 1 and 0—Clock Select 1 and 0 (CKS1 and CKS0): These bits select the clock source of the on-chip baud rate generator.

Bit 1: CKS1	Bit 0: CKS0	Description	
0	0	ø clock	(Initial value)
	1	$\emptyset_P$/4 clock	
1	0	$\emptyset_P$/16 clock	
	1	$\emptyset_P$/64 clock	

12.2.6　Serial Control Register (SCR)

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR is an 8-bit readable/writable register that enables or disables various SCI functions. It is initialized to H'00 by a reset and in the standby modes.

Bit 7—Transmit Interrupt Enable (TIE): This bit enables or disables the TDR-empty interrupt (TXI) requested when the transmit data register empty (TDRE) bit in the serial status register (SSR) is set to 1.

Bit 7: TIE	Description	
0	The TDR-empty interrupt request (TXI) is disabled.	(Initial value)
1	The TDR-empty interrupt request (TXI) is enabled.	

240

HITACHI

Bit 6—Receive Interrupt Enable (RIE): This bit enables or disables the receive-end interrupt (RXI) requested when the receive data register full (RDRF) bit in the serial status register (SSR) is set to 1, and the receive error interrupt (ERI) requested when the overrun error (ORER), framing error (FER), or parity error (PER) bit in the serial status register (SSR) is set to 1.

Bit 6: RIE	Description
0	The receive-end interrupt (RXI) and receive-error (ERI) requests are disabled. (Initial value)
1	The receive-end interrupt (RXI) and receive-error (ERI) requests are enabled.

Bit 5—Transmit Enable (TE): This bit enables or disables the transmit function. When the transmit function is enabled, the TxD pin is automatically used for output. When the transmit function is disabled, the TxD pin can be used as a general-purpose I/O port.

Bit 5: TE	Description
0	The transmit function is disabled. (Initial value) The TxD pin can be used for general-purpose I/O.
1	The transmit function is enabled. The TxD pin is used for output.

Bit 4—Receive Enable (RE): This bit enables or disables the receive function. When the receive function is enabled, the RxD pin is automatically used for input. When the receive function is disabled, the RxD pin is available as a general-purpose I/O port.

Bit 4: RE	Description
0	The receive function is disabled. The RxD pin can be used for general-purpose I/O. (Initial value)
1	The receive function is enabled. The RxD pin is used for input.

Bit 3—Multiprocessor Interrupt Enable (MPIE): When serial data is received in a multiprocessor format, this bit enables or disables the receive-end interrupt (RXI) and receive-error interrupt (ERI) until data with the multiprocessor bit set to 1 is received. It also enables or disables the transfer of received data from RSR to RDR, and enables or disables setting of the RDRF, FER, PER, and ORER bits in the serial status register (SSR).

The MPIE bit is ignored when the MP bit is cleared to 0, and in synchronous mode.

Clearing the MPIE bit to 0 disables the multiprocessor receive interrupt function. In this condition data is received regardless of the value of the multiprocessor bit in the receive data.

241

HITACHI

Setting the MPIE bit to 1 enables the multiprocessor receive interrupt function. In this condition, if the multiprocessor bit in the receive data is 0, the receive-end interrupt (RXI) and receive-error interrupt (ERI) are disabled, the receive data is not transferred from RSR to RDR, and the RDRF, FER, PER, and ORER bits in the serial status register (SSR) are not set. If the multiprocessor bit is 1, however, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0, the receive data is transferred from RSR to RDR, the FER, PER, and ORER bits can be set, and the receive-end and receive-error interrupts are enabled.

Bit 3: MPIE	Description
0	The multiprocessor receive interrupt function is disabled. (Initial value) (Normal receive operation)
1	The multiprocessor receive interrupt function is enabled. During the interval before data with the multiprocessor bit set to 1 is received, the receive interrupt request (RXI) and receive-error interrupt request (ERI) are disabled, the RDRF, FER, PER, and ORER bits are not set in the serial status register (SSR), and no data is transferred from the RSR to the RDR. The MPIE bit is cleared at the following times: 1. When 0 is written in MPIE. 2. When data with the multiprocessor bit set to 1 is received.

Bit 2—Transmit-End Interrupt Enable (TEIE): This bit enables or disables the TSR-empty interrupt (TEI) requested when the transmit-end bit (TEND) in the serial status register (SSR) is set to 1.

Bit 2: TEIE	Description
0	The TSR-empty interrupt request (TEI) is disabled. (Initial value)
1	The TSR-empty interrupt request (TEI) is enabled.

Bit 1—Clock Enable 1 (CKE1): This bit selects the internal or external clock source for the baud rate generator. When the external clock source is selected, the SCK pin is automatically used for input of the external clock signal.

Bit 1: CKE1	Description
0	Internal clock source (Initial value) When $C/\overline{A}$ = 1, the serial clock signal is output at the SCK pin. When $C/\overline{A}$ = 0, output depends on the CKE0 bit.
1	External clock source. The SCK pin is used for input.

242

HITACHI

Bit 0—Clock Enable 0 (CKE0): When an internal clock source is used in asynchronous mode, this bit enables or disables serial clock output at the SCK pin.

This bit is ignored when the external clock is selected, or when synchronous mode is selected.

For further information on the communication format and clock source selection, see table 12.8 in section 12.3, Operation.

Bit 0: CKE0	Description
0	The SCK pin is not used by the SCI (and is available as a general-purpose I/O port). (Initial value)
1	The SCK pin is used for serial clock output.

12.2.7 Serial Status Register (SSR)

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Software can write a 0 to clear the flags, but cannot write a 1 in these bits.

SSR is an 8-bit register that indicates transmit and receive status. It is initialized to H'84 by a reset and in the standby modes.

Bit 7—Transmit Data Register Empty (TDRE): This bit indicates when transmit data can safely be written in TDR.

Bit 7: TDRE	Description
0	To clear TDRE, the CPU must read TDRE after it has been set to 1, then write a 0 in this bit.
1	This bit is set to 1 at the following times: (Initial value) 1. When TDR contents are transferred to TSR. 2. When the TE bit in SCR is cleared to 0.

HITACHI

Bit 6—Receive Data Register Full (RDRF): This bit indicates when one character has been received and transferred to RDR.

Bit 6: RDRF	Description
0	To clear RDRF, the CPU must read RDRF after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when one character is received without error and transferred from RSR to RDR.

Bit 5—Overrun Error (ORER): This bit indicates an overrun error during reception.

Bit 5: ORER	Description
0	To clear ORER, the CPU must read ORER after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 if reception of the next character ends while the receive data register is still full (RDRF = 1).

Bit 4—Framing Error (FER): This bit indicates a framing error during data reception in asynchronous mode. It has no meaning in synchronous mode.

Bit 4: FER	Description
0	To clear FER, the CPU must read FER after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 if a framing error occurs (stop bit = 0).

Bit 3—Parity Error (PER): This bit indicates a parity error during data reception in the asynchronous mode, when a communication format with parity bits is used.

This bit has no meaning in the synchronous mode, or when a communication format without parity bits is used.

Bit 3: PER	Description
0	To clear PER, the CPU must read PER after it has been set to 1, then write a 0 in this bit. (Initial value)
1	This bit is set to 1 when a parity error occurs (the parity of the received data does not match the parity selected by the O/$\overline{E}$ bit in SMR).

244

HITACHI

Bit 2—Transmit End (TEND): This bit indicates that the serial communication interface has stopped transmitting because there was no valid data in TDR when the last bit of the current character was transmitted. The TEND bit is also set to 1 when the TE bit in the serial control register (SCR) is cleared to 0.

The TEND bit is a read-only bit and cannot be modified directly. To use the TEI interrupt, first start transmitting data, which clears TEND to 0, then set TEIE to 1.

Bit 2: TEND	Description
0	To clear TEND, the CPU must read TDRE after TDRE has been set to 1, then write a 0 in TDRE
1	This bit is set to 1 when: (Initial value) 1. TE = 0 2. TDRE = 1 at the end of transmission of a character

Bit 1—Multiprocessor Bit (MPB): Stores the value of the multiprocessor bit in data received in a multiprocessor format in asynchronous communication mode. This bit retains its previous value in synchronous mode, when a multiprocessor format is not used, or when the RE bit is cleared to 0 even if a multiprocessor format is used.

MPB can be read but not written.

Bit 1: MPB	Description
0	Multiprocessor bit = 0 in receive data. (Initial value)
1	Multiprocessor bit = 1 in receive data.

Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor bit inserted in transmit data when a multiprocessor format is used in asynchronous communication mode. The MPBT bit is double-buffered in the same way as TSR and TDR. The MPBT bit has no effect in synchronous mode, or when a multiprocessor format is not used.

Bit 0: MPBT	Description
0	Multiprocessor bit = 0 in transmit data. (Initial value)
	Multiprocessor bit = 1 in transmit data.

HITACHI

12.2.8 Bit Rate Register (BRR)

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BRR is an 8-bit register that, together with the CKS1 and CKS0 bits in SMR, determines the bit rate output by the baud rate generator.

BRR is initialized to H'FF by a reset and in the standby modes.

Tables 12.3 to 12.6 show examples of BRR settings.

HITACHI

Table 12.3 Examples of BRR Settings in Asynchronous Mode (When $\phi_P = \phi$)

Bit Rate (bits/s)	ø (MHz) 2			ø (MHz) 2.097152		
	n	N	Error (%)	n	N	Error (%)
110	1	141	+0.03	1	148	−0.04
150	1	103	+0.16	1	108	+0.21
300	0	207	+0.16	0	217	+0.21
600	0	103	+0.16	0	108	+0.21
1200	0	51	+0.16	0	54	−0.70
2400	0	25	+0.16	0	26	+1.14
4800	0	12	+0.16	0	13	−2.48
9600	—	—	—	0	6	−2.48
19200	—	—	—	—	—	—
31250	0	1	0	—	—	—
38400	—	—	—	—	—	—

Bit Rate (bits/s)	ø (MHz) 2.4576			ø (MHz) 3			ø (MHz) 3.6864			ø (MHz) 4		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	174	−0.26	2	52	+0.50	2	64	+0.70	2	70	+0.03
150	1	127	0	1	155	+0.16	1	191	0	1	207	+0.16
300	0	255	0	1	77	+0.16	1	95	0	1	103	+0.16
600	0	127	0	0	155	+0.16	0	191	0	0	207	+0.16
1200	0	63	0	0	77	+0.16	0	95	0	0	103	+0.16
2400	0	31	0	0	38	+0.16	0	47	0	0	51	+0.16
4800	0	15	0	0	19	−2.34	0	23	0	0	25	+0.16
9600	0	7	0	0	9	−2.34	0	11	0	0	12	+0.16
19200	0	3	0	0	4	−2.34	0	5	0	—	—	—
31250	—	—	—	0	2	0	—	—	—	0	3	0
38400	0	1	0	—	—	—	0	2	0	—	—	—

Note: If possible, the error should be within 1%.

247

HITACHI

Bit Rate (bits/s)	ø (MHz) 4.9152			ø (MHz) 5			ø (MHz) 6			ø (MHz) 6.144		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	86	+0.31	2	88	−0.25	2	106	−0.44	2	108	+0.08
150	1	255	0	2	64	+0.16	2	77	0	2	79	0
300	1	127	0	1	129	+0.16	1	155	0	1	159	0
600	0	255	0	1	64	+0.16	1	77	0	1	79	0
1200	0	127	0	0	129	+0.16	0	155	+0.16	0	159	0
2400	0	63	0	0	64	+0.16	0	77	+0.16	0	79	0
4800	0	31	0	0	32	−1.36	0	38	+0.16	0	39	0
9600	0	15	0	0	15	+1.73	0	19	−2.34	0	19	0
19200	0	7	0	0	7	+1.73	0	9	−2.34	0	4	0
31250	0	4	−1.70	0	4	0	0	5	0	0	5	+2.40
38400	0	3	0	0	3	+1.73	0	4	−2.34	0	4	0

Bit Rate (bits/s)	ø (MHz) 7.3728			ø (MHz) 8			ø (MHz) 9.8304			ø (MHz) 10		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	130	−0.07	2	141	+0.03	2	174	−0.26	3	43	+0.88
150	2	95	0	2	103	+0.16	2	127	0	2	129	+0.16
300	1	191	0	1	207	+0.16	1	255	0	2	64	+0.16
600	1	95	0	1	103	+0.16	1	127	0	1	129	+0.16
1200	0	191	0	0	207	+0.16	0	255	0	1	64	+0.16
2400	0	95	0	0	103	+0.16	0	127	0	0	129	+0.16
4800	0	47	0	0	51	+0.16	0	63	0	0	64	+0.16
9600	0	23	0	0	25	+0.16	0	31	0	0	32	−1.36
19200	0	11	0	0	12	+0.16	0	15	0	0	15	+1.73
31250	—	—	—	0	7	0	0	9	−1.70	0	9	0
38400	0	5	0	—	—	—	0	7	0	0	7	+1.73

Note: If possible, the error should be within 1%.

248

HITACHI

Bit Rate (bits/s)	ø (MHz)											
	12			12.288			14.7456			16		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	212	+0.03	2	217	+0.08	3	64	+0.76	3	70	+0.03
150	2	155	+0.16	2	159	0	2	191	0	2	207	+0.16
300	2	77	+0.16	2	79	0	2	95	0	2	103	+0.16
600	1	155	+0.16	1	159	0	1	191	0	1	207	+0.16
1200	1	77	+0.16	1	79	0	1	95	0	1	103	+0.16
2400	0	155	+0.16	0	159	0	0	191	0	0	207	+0.16
4800	0	77	+0.16	0	79	0	0	95	0	0	103	+0.16
9600	0	38	+0.16	0	39	0	0	47	0	0	51	+0.16
19200	0	19	−2.34	0	19	0	0	23	0	0	25	+0.16
31250	0	11	0	0	11	+2.4	0	14	−1.7	0	15	0
38400	0	9	−2.34	0	9	0	0	11	0	0	12	+0.16

Note: If possible, the error should be within 1%.

HITACHI

Table 12.4   Examples of BRR Settings in Asynchronous Mode (When $\emptyset_P = \emptyset/2$)

Bit Rate (bits/s)	ø (MHz) 2			ø (MHz) 2.097152		
	n	N	Error (%)	n	N	Error (%)
110	1	70	0.03	1	73	0.64
150	1	51	0.16	1	54	−0.70
300	0	207	0.16	0	217	0.21
600	0	103	0.16	0	108	0.21
1200	0	51	0.16	0	54	−0.70
2400	0	25	0.16	0	26	1.14
4800	0	12	0.16	0	13	−2.48
9600	—	—	—	0	6	−2.48
19200	—	—	—	—	—	—
31250	0	1	0	—	—	—
38400	—	—	—	—	—	—

Bit Rate (bits/s)	ø (MHz) 2.4576			ø (MHz) 3			ø (MHz) 3.6864			ø (MHz) 4		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	86	0.31	1	106	−0.44	1	130	−0.07	1	141	0.03
150	1	63	0	1	77	0.16	1	95	0	1	103	0.16
300	0	255	0	1	38	0.16	1	47	0	1	51	0.16
600	0	127	0	0	155	0.16	0	191	0	0	207	0.16
1200	0	63	0	0	77	0.16	0	95	0	0	103	0.16
2400	0	31	0	0	38	0.16	0	47	0	0	51	0.16
4800	0	15	0	0	19	−2.34	0	23	0	0	25	0.16
9600	0	7	0	0	9	−2.34	0	11	0	0	12	0.16
19200	0	3	0	0	4	−2.34	0	5	0	—	—	—
31250	—	—	—	0	2	0	—	—	—	0	3	0
38400	0	1	0	—	—	—	0	2	0	0	2	8.51

HITACHI

Bit Rate (bits/s)	4.9152			5			6			6.144		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	174	−0.26	1	177	−0.25	1	212	0.03	1	217	0.08
150	1	127	0	1	129	0.16	1	155	0.16	1	159	0
300	1	63	0	1	64	0.16	1	77	0.16	1	79	0
600	0	255	0	1	32	1.36	1	38	0.16	1	39	0
1200	0	127	0	0	129	0.16	0	155	0.16	0	159	0
2400	0	63	0	0	64	0.16	0	77	0.16	0	79	0
4800	0	31	0	0	32	−1.36	0	38	0.16	0	39	0
9600	0	15	0	0	15	1.73	0	19	−2.34	0	19	0
19200	0	7	0	0	7	1.73	0	9	−2.34	0	9	0
31250	0	4	−1.70	0	4	0	0	5	0	0	5	2.40
38400	0	3	0	0	3	1.73	0	4	−2.34	0	4	0

Bit Rate (bits/s)	7.3728			8			9.8304			10		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	−0.25
150	1	191	0	1	207	0.16	1	255	0	2	64	0.16
300	1	95	0	1	103	0.16	1	127	0	1	129	0.16
600	1	47	0	1	51	0.16	1	63	0	1	64	0.16
1200	0	191	0	0	207	0.16	0	255	0	1	32	1.36
2400	0	95	0	0	103	0.16	0	127	0	0	129	0.16
4800	0	47	0	0	51	0.16	0	63	0	0	64	0.16
9600	0	23	0	0	25	0.16	0	31	0	0	32	−1.36
19200	0	11	0	0	12	0.16	0	15	0	0	15	1.73
31250	—	—	—	0	7	0	0	9	−1.70	0	9	0
38400	0	5	0	—	—	—	0	7	0	0	7	1.73

HITACHI

Bit Rate (bits/s)	ø (MHz)											
	12			12.288			14.7456			16		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	106	−0.44	2	108	0.08	2	130	−0.07	2	141	0.03
150	2	77	0.16	2	79	0	2	95	0	2	103	0.16
300	1	155	0.16	1	159	0	1	191	0	1	207	0.16
600	1	77	0.16	1	79	0	1	95	0	1	103	0.16
1200	1	38	0.16	1	39	0	1	47	0	1	51	0.16
2400	0	155	0.16	0	159	0	0	191	0	0	207	0.16
4800	0	77	0.16	0	79	0	0	95	0	0	103	0.16
9600	0	38	0.16	0	39	0	0	47	0	0	51	0.16
19200	0	19	−2.34	0	19	0	0	23	0	0	25	0.16
31250	0	11	0	0	11	2.40	0	14	−1.70	0	15	0
38400	0	9	−2.34	0	9	0	0	11	0	0	12	0.16

Legend:

Blank: No setting is available

—:   A setting is available, but error occurs.

252

HITACHI

Note: If possible, the error should be within 1%.

$$B = \frac{F}{64 \times 2^{2n-1} \times (N+1)} \times 10^6 \quad \Longrightarrow \quad N = \frac{F}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/second)
N: Baud rate generator BRR value ($0 \le N \le 255$)
F: $\varnothing_P$ (MHz) when $n \neq 0$, or $\varnothing$ (MHz) when $n = 0$
n: Baud rate generator input clock (n = 0, 1, 2, 3)
   The meaning of n is given below.

	SMR		WSCR	
n	**CKS1**	**CKS0**	**CKDBL**	**Clock**
0	0	0	0	$\varnothing$
1	0	1	0	$\varnothing/4$
2	1	0	0	$\varnothing/16$
3	1	1	0	$\varnothing/64$
0	0	0	1	$\varnothing$
1	0	1	1	$\varnothing/8$
2	1	0	1	$\varnothing/32$
3	1	1	1	$\varnothing/128$

The bit rate error can be calculated with the formula below.

$$\text{Error (\%)} = \left\{ \frac{F \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

253

HITACHI

Table 12.5   Examples of BRR Settings in Synchronous Mode (When $\phi_P = \phi$)

Bit Rate (bits/s)	ø (MHz) 2		4		5		8		10		16	
	n	N	n	N	n	N	n	N	n	N	n	N
100	—	—	—	—	—	—	—	—	—	—	—	—
250	2	124	2	249	—	—	3	124	—	—	3	249
500	1	249	2	124	—	—	2	249	—	—	3	124
1 k	1	124	1	249	—	—	2	124	—	—	2	249
2.5 k	0	199	1	99	1	124	1	199	1	249	2	99
5 k	0	99	0	199	0	249	1	99	1	124	1	199
10 k	0	49	0	99	0	124	0	199	0	249	1	99
25 k	0	19	0	39	0	49	0	79	0	99	0	159
50 k	0	9	0	19	0	24	0	39	0	49	0	79
100 k	0	4	0	9	—	—	0	19	0	24	0	39
250 k	0	1	0	3	0	4	0	7	0	9	0	15
500 k	0	0*	0	1	—	—	0	3	0	4	0	7
1 M			0	0*	—	—	0	1	—	—	0	3
2.5 M									0	0*	—	—
4 M											0	0*

Legend:

Blank: No setting is available

—:   A setting is available, but error occurs.

*:   Continuous transfer is not possible

HITACHI

Table 12.6 Examples of BRR Settings in Synchronous Mode (When $\phi_P = \phi/2$)

Bit Rate (bits/s)	ø (MHz) 2		4		5		8		10		16	
	n	N	n	N	n	N	n	N	n	N	n	N
100	—	—	—	—	—	—	—	—	—	—	—	—
250	1	249	2	124	—	—	2	249	—	—	3	124
500	1	124	1	249	—	—	2	124	—	—	2	249
1 k	—	—	1	124	—	—	1	249	—	—	2	124
2.5 k	0	199	1	49	—	—	1	99	1	124	1	199
5 k	0	99	0	199	0	249	1	49	—	—	1	99
10 k	0	49	0	99	0	124	0	199	0	249	1	49
25 k	0	19	0	39	0	49	0	79	0	99	0	159
50 k	0	9	0	19	0	24	0	39	0	49	0	79
100 k	0	4	0	9	—	—	0	19	0	24	0	39
250 k	0	1	0	3	0	4	0	7	0	9	0	15
500 k	0	0*	0	1	—	—	0	3	0	4	0	7
1 M			0	0*	—	—	0	1	—	—	0	3
2.5 M							—	—	0	0*	—	—
4 M									—	—	0	0*

Legend:

Blank: No setting is available

—: A setting is available, but error occurs.

*: Continuous transfer is not possible

HITACHI

$$B = \frac{F}{8 \times 2^{2n-1} \times (N+1)} \times 10^6 \quad \Longrightarrow \quad N = \frac{F}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/second)
N: Baud rate generator BRR value ($0 \leq N \leq 255$)
F: $\emptyset_P$ (MHz) when $n \neq 0$, or $\emptyset$ (MHz) when $n = 0$
n: Baud rate generator input clock ($n = 0, 1, 2, 3$)
   The meaning of n is given below.

n	SMR		WSCR	Clock
	CKS1	CKS0	CKDBL	
0	0	0	0	$\emptyset$
1	0	1	0	$\emptyset/4$
2	1	0	0	$\emptyset/16$
3	1	1	0	$\emptyset/64$
0	0	0	1	$\emptyset$
1	0	1	1	$\emptyset/8$
2	1	0	1	$\emptyset/32$
3	1	1	1	$\emptyset/128$

256

HITACHI

12.2.9   Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICD	IICX	IICE	STAC	MPE	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls the SCI operating mode and selects the TCNT clock source in the 8-bit timers. STCR is initialized to H'00 by a reset.

Bits 7 to 4—I²C Control (IICS, IICD, IICX, IICE): These bits control operation of the I²C bus interface. For details, refer to section 13, I²C Bus Interface.

Bit 3—Slave Input Switch (STAC): Controls the input pin of the host interface. For details, section 14, Host Interface.

Bit 2—Multiprocessor Enable (MPE): Enables or disables the multiprocessor communication function on channels SCI0 and SCI1.

Bit 2: MPE	Description
0	The multiprocessor communication function is disabled, regardless of the setting of the MP bit in SMR. (Initial value)
1	The multiprocessor communication function is enabled. The multi-processor format can be selected by setting the MP bit in SMR to 1.

Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1, ICKS0): These bits select the clock input to the timer counters (TCNT) in the 8-bit timers. For details, see section 9, 8-Bit Timers.

HITACHI

12.3 Operation

12.3.1 Overview

The SCI supports serial data transfer in two modes. In asynchronous mode each character is synchronized individually. In synchronous mode communication is synchronized with a clock signal.

The selection of asynchronous or synchronous mode and the communication format depend on SMR settings as indicated in table 12.7. The clock source depends on the settings of the $C/\overline{A}$ bit in the SMR and the CKE1 and CKE0 bits in SCR as indicated in table 12.8.

Asynchronous Mode

- Data length: 7 or 8 bits can be selected.
- A parity bit or multiprocessor bit can be added, and stop bit lengths of 1 or 2 bits can be selected. (These selections determine the communication format and character length.)
- Framing errors (FER), parity errors (PER), and overrun errors (ORER) can be detected in receive data, and the line-break condition can be detected.
- SCI clock source: An internal or external clock source can be selected.
- Internal clock: The SCI is clocked by the on-chip baud rate generator and can output a clock signal at the bit-rate frequency.
- External clock: The external clock frequency must be 16 times the bit rate. (The on-chip baud rate generator is not used.)

Synchronous Mode

- Communication format: The data length is 8 bits.
- Overrun errors (ORER) can be detected in receive data.
- SCI clock source: An internal or external clock source can be selected.
- Internal clock: The SCI is clocked by the on-chip baud rate generator and outputs a serial clock signal to external devices.
- External clock: The on-chip baud rate generator is not used. The SCI operates on the input serial clock.

258

HITACHI

Table 12.7 Communication Formats Used by SCI

SMR Settings						Communication Format			
Bit 7: C/$\overline{A}$	Bit 6: CHR	Bit 2: MP	Bit 5: PE	Bit 3: STOP	Mode	Data Length	Multi-processor Bit	Parity Bit	Stop Bit Length
0	0	0	0	0	Asynchronous mode	8 bits	None	None	1 bit
				1					2 bits
			1	0				Present	1 bit
				1					2 bits
	1		0	0		7 bits		None	1 bit
				1					2 bits
			1	0				Present	1 bit
				1					2 bits
0	1	—		0	Asynchronous mode (multi-processor format)	8 bits	Present	None	1 bit
				1					2 bits
	1			0		7 bits			1 bit
				1					2 bits
1	—	—	—	—	Synchronous mode	8 bits	None		None

Table 12.8 SCI Clock Source Selection

SMR	SCR			Serial Transmit/Receive Clock	
Bit 7: C/$\overline{A}$	Bit 1: CKE1	Bit 0: CKE0	Mode	Clock Source	SCK Pin Function
0	0	0	Async	Internal	Input/output port (not used by SCI)
		1			Serial clock output at bit rate
	1	0		External	Serial clock input at $16 \times$ bit rate
		1			
1	0	0	Sync	Internal	Serial clock output
		1			
	1	0		External	Serial clock input
		1			

259

HITACHI

12.3.2 Asynchronous Mode

In asynchronous mode, each transmitted or received character is individually synchronized by framing it with a start bit and stop bit.

Full duplex data transfer is possible because the SCI has independent transmit and receive sections. Double buffering in both sections enables the SCI to be programmed for continuous data transfer.

Figure 12.2 shows the general format of one character sent or received in asynchronous mode. The communication channel is normally held in the mark state (high). Character transmission or reception starts with a transition to the space state (low).

The first bit transmitted or received is the start bit (low). It is followed by the data bits, in which the least significant bit (LSB) comes first. The data bits are followed by the parity or multiprocessor bit, if present, then the stop bit or bits (high) confirming the end of the frame.

In receiving, the SCI synchronizes on the falling edge of the start bit, and samples each bit at the center of the bit (at the 8th cycle of the internal serial clock, which runs at 16 times the bit rate).

Figure 12.2 Data Format in Asynchronous Mode

HITACHI

Data Format

Table 12.9 lists the data formats that can be sent and received in asynchronous mode. Twelve formats can be selected by bits in the serial mode register (SMR).

Table 12.9   Data Formats in Asynchronous Mode

SMR Bits																
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12	
0	0	0	0	S	8-bit data								STOP			
0	0	0	1	S	8-bit data								STOP	STOP		
0	1	0	0	S	8-bit data								P	STOP		
0	1	0	1	S	8-bit data								P	STOP	STOP	
1	0	0	0	S	7-bit data							STOP				
1	0	0	1	S	7-bit data							STOP	STOP			
1	1	0	0	S	7-bit data							P	STOP			
1	1	0	1	S	7-bit data							P	STOP	STOP		
0	—	1	0	S	8-bit data								MPB	STOP		
0	—	1	1	S	8-bit data								MPB	STOP	STOP	
1	—	1	0	S	7-bit data							MPB	STOP			
1	—	1	1	S	7-bit data							MPB	STOP	STOP		

Notes: SMR: Serial mode register
S: Start bit
STOP: Stop bit
P: Parity bit
MPB: Multiprocessor bit

HITACHI

261

Clock

In asynchronous mode it is possible to select either an internal clock created by the on-chip baud rate generator, or an external clock input at the SCK pin. The selection is made by the C/$\overline{\text{A}}$ bit in the serial mode register (SMR) and the CKE1 and CKE0 bits in the serial control register (SCR). Refer to table 12.8.

If an external clock is input at the SCK pin, its frequency should be 16 times the desired bit rate.

If the internal clock provided by the on-chip baud rate generator is selected and the SCK pin is used for clock output, the output clock frequency is equal to the bit rate, and the clock pulse rises at the center of the transmit data bits. Figure 12.3 shows the phase relationship between the output clock and transmit data.

Figure 12.3 Phase Relationship between Clock Output and Transmit Data (Asynchronous Mode)

Transmitting and Receiving Data

SCI Initialization: Before transmitting or receiving, software must clear the TE and RE bits to 0 in the serial control register (SCR), then initialize the SCI following the procedure in figure 12.4.

Note: When changing the communication mode or format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 sets TDRE to 1 and initializes the transmit shift register (TSR). Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags and receive data register (RDR), which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCI operation becomes unreliable if the clock is stopped.

HITACHI

Figure 12.4   Sample Flowchart for SCI Initialization

1. Select interrupts and the clock source in the serial control register (SCR). Leave TE and RE cleared to 0. If clock output is selected, in asynchronous mode, clock output starts immediately after the setting is made in SCR.

2. Select the communication format in the serial mode register (SMR).

3. Write the value corresponding to the bit rate in the bit rate register (BRR). This step is not necessary when an external clock is used.

4. Wait for at least the interval required to transmit or receive one bit, then set TE or RE in the serial control register (SCR). Setting TE or RE enables the SCI to use the TxD or RxD pin.
   Also set the RIE, TIE, TEIE, and MPIE bits as necessary to enable interrupts. The initial states are the mark transmit state, and the idle receive state (waiting for a start bit).

263

HITACHI

Transmitting Serial Data: Follow the procedure in figure 12.5 for transmitting serial data.

1. SCI initialization: the transmit data output function of the TxD pin is selected automatically. After the TE bit is set to 1, one frame of 1s is output, then transmission is possible.

2. SCI status check and transmit data write: read the serial status register (SSR), check that the TDRE bit is 1, then write transmit data in the transmit data register (TDR) and clear TDRE to 0. If a multiprocessor format is selected, after writing the transmit data write 0 or 1 in the multiprocessor bit transfer (MPBT) in SSR. Transition of the TDRE bit from 0 to 1 can be reported by an interrupt.

3. (a) To continue transmitting serial data: read the TDRE bit to check whether it is safe to write; if TDRE = 1, write data in TDR, then clear TDRE to 0.
   (b) To end serial transmission: end of transmission can be confirmed by checking transition of the TEND bit from 0 to 1. This can be reported by a TEI interrupt.

4. To output a break signal at the end of serial transmission: set the DDR bit to 1 and clear the DR bit to 0 (DDR and DR are I/O port registers), then clear TE to 0 in SCR.

Figure 12.5   Sample Flowchart for Transmitting Serial Data

HITACHI

In transmitting serial data, the SCI operates as follows.

1. The SCI monitors the TDRE bit in SSR. When TDRE is cleared to 0 the SCI recognizes that the transmit data register (TDR) contains new data, and loads this data from TDR into the transmit shift register (TSR).

2. After loading the data from TDR into TSR, the SCI sets the TDRE bit to 1 and starts transmitting. If the TIE bit (TDR-empty interrupt enable) is set to 1 in SCR, the SCI requests a TXI interrupt (TDR-empty interrupt) at this time.

   Serial transmit data are transmitted in the following order from the TxD pin:

   a. Start bit: One 0 bit is output.

   b. Transmit data: Seven or eight bits are output, LSB first.

   c. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor bit is output. Formats in which neither a parity bit nor a multiprocessor bit is output can also be selected.

   d. Stop bit: One or two 1 bits (stop bits) are output.

   e. Mark state: Output of 1 bits continues until the start bit of the next transmit data.

3. The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, after loading new data from TDR into TSR and transmitting the stop bit, the SCI begins serial transmission of the next frame. If TDRE is 1, after setting the TEND bit to 1 in SSR and transmitting the stop bit, the SCI continues 1-level output in the mark state, and if the TEIE bit (TSR-empty interrupt enable) in SCR is set to 1, the SCI generates a TEI interrupt request (TSR-empty interrupt).

Figure 12.6 shows an example of SCI transmit operation in asynchronous mode.

HITACHI

**Figure 12.6   Example of SCI Transmit Operation
(8-Bit Data with Parity and One Stop Bit)**

HITACHI

Receiving Serial Data: Follow the procedure in figure 12.7 for receiving serial data.

1. SCI initialization: the receive data function of the RxD pin is selected automatically.

2. To continue receiving serial data: read RDR and clear RDRF to 0 before the stop bit of the current frame is received.

3. SCI status check and receive data read: read the serial status register (SSR), check that RDRF is set to 1, then read receive data from the receive data register (RDR) and clear RDRF to 0. Transition of the RDRF bit from 0 to 1 can be reported by an RXI interrupt.

4. Receive error handling and break detection: if a receive error occurs, read the ORER, PER, and FER bits in SSR to identify the error. After executing the necessary error handling, clear ORER, PER, and FER all to 0. Transmitting and receiving cannot resume if ORER, PER, or FER remains set to 1. When a framing error occurs, the RxD pin can be read to detect the break state.

Figure 12.7 Sample Flowchart for Receiving Serial Data

267

HITACHI

In receiving, the SCI operates as follows.

1. The SCI monitors the receive data line and synchronizes internally when it detects a start bit.

2. Receive data is shifted into RSR in order from LSB to MSB.

3. The parity bit and stop bit are received.

   After receiving these bits, the SCI makes the following checks:

   a. Parity check: The number of 1s in the receive data must match the even or odd parity setting of the O/E bit in SMR.

   b. Stop bit check: The stop bit value must be 1. If there are two stop bits, only the first stop bit is checked.

   c. Status check: RDRF must be 0 so that receive data can be loaded from RSR into RDR.

   If these checks all pass, the SCI sets RDRF to 1 and stores the received data in RDR. If one of the checks fails (receive error), the SCI operates as indicated in table 12.10.

Note: When a receive error flag is set, further receiving is disabled. The RDRF bit is not set to 1. Be sure to clear the error flags.

4. After setting RDRF to 1, if the RIE bit (receive-end interrupt enable) is set to 1 in SCR, the SCI requests an RXI (receive-end) interrupt. If one of the error flags (ORER, PER, or FER) is set to 1 and the RIE bit in SCR is also set to 1, the SCI requests an ERI (receive-error) interrupt.

Table 12.10 Receive Error Conditions and SCI Operation

Receive Error	Abbreviation	Condition	Data Transfer
Overrun error	ORER	Receiving of next data ends while RDRF is still set to 1 in SSR	Receive data not loaded from RSR into RDR
Framing error	FER	Stop bit is 0	Receive data loaded from RSR into RDR
Parity error	PER	Parity of receive data differs from even/odd parity setting in SMR	Receive data loaded from RSR into RDR

HITACHI

Figure 12.8 shows an example of SCI receive operation in asynchronous mode.

Figure 12.8 Example of SCI Receive Operation (8-Bit Data with Parity and One Stop Bit)

Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single serial communication line. The processors communicate in asynchronous mode using a format with an additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by an ID.

A serial communication cycle consists of two cycles: an ID-sending cycle that identifies the receiving processor, and a data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-sending cycles.

The transmitting processor starts by sending the ID of the receiving processor with which it wants to communicate as data with the multiprocessor bit set to 1. Next the transmitting processor sends transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor bit set to 1.

After receiving data with the multiprocessor bit set to 1, the receiving processor with an ID matching the received data continues to receive further incoming data. Multiple processors can send and receive data in this way.

Four formats are available. Parity-bit settings are ignored when a multiprocessor format is selected. For details see table 12.9.

269

HITACHI

Figure 12.9   Example of Communication among Processors using Multiprocessor Format (Sending Data H'AA to Receiving Processor A)

HITACHI

Transmitting Multiprocessor Serial Data: See figures 12.5 and 12.6.

Receiving Multiprocessor Serial Data: Follow the procedure in figure 12.10 for receiving multiprocessor serial data.

1. SCI initialization: the receive data function of the RxD pin is selected automatically.

2. ID receive cycle: Set the MPIE bit in the serial control register (SCR) to 1.

3. SCI status check and ID check: read the serial status register (SSR), check that RDRF is set to 1, then read receive data from the receive data register (RDR) and compare with the processor's own ID. Transition of the RDRF bit from 0 to 1 can be reported by an RXI interrupt. If the ID does not match the receive data, set MPIE to 1 again and clear RDRF to 0. If the ID matches the receive data, clear RDRF to 0.

4. SCI status check and data receiving: read SSR, check that RDRF is set to 1, then read data from the receive data register (RDR) and write 0 in the RDRF bit. Transition of the RDRF bit from 0 to 1 can be reported by an RXI interrupt.

5. Receive error handling and break detection: if a receive error occurs, read the ORER and FER bits in SSR to identify the error. After executing the necessary error handling, clear both ORER and FER to 0. Receiving cannot resume while ORER or FER remains set to 1. When a framing error occurs, the RxD pin can be read to detect the break state.

Figure 12.10   Sample Flowchart for Receiving Multiprocessor Serial Data

271

HITACHI

Figure 12.11 shows an example of an SCI receive operation using a multiprocessor format (8-bit data with multiprocessor bit and one stop bit).

(a) Own ID does not match data

(b) Own ID matches data

Figure 12.11 Example of SCI Receive Operation
(8-Bit Data with Multiprocessor Bit and One Stop Bit)

272

HITACHI

12.3.3 Synchronous Mode

Overview

In synchronous mode, the SCI transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver share the same clock but are otherwise independent, so full duplex communication is possible. The transmitter and receiver are also double buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 12.12 shows the general format in synchronous serial communication.

Figure 12.12   Data Format in Synchronous Communication

In synchronous serial communication, each data bit is sent on the communication line from one falling edge of the serial clock to the next. Data is received in synchronization with the rising edge of the serial clock.

In each character, the serial data bits are transmitted in order from LSB (first) to MSB (last). After output of the MSB, the communication line remains in the state of the MSB.

Communication Format: The data length is fixed at eight bits. No parity bit or multiprocessor bit can be added.

Clock: An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected by clearing or setting the CKE1 bit in the serial control register (SCR). See table 12.8.

When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCI is not transmitting or receiving, the clock signal remains at the high level.

273

HITACHI

Transmitting and Receiving Data

SCI Initialization: The SCI must be initialized in the same way as in asynchronous mode. See figure 12.4. When switching from asynchronous mode to synchronous mode, check that the ORER, FER, and PER bits are cleared to 0. Transmitting and receiving cannot begin if ORER, FER, or PER is set to 1.

Transmitting Serial Data: Follow the procedure in figure 12.13 for transmitting serial data.

1. SCI initialization: the transmit data output function of the TxD pin is selected automatically.

2. SCI status check and transmit data write: read the serial status register (SSR), check that the TDRE bit is 1, then write transmit data in the transmit data register (TDR) and clear TDRE to 0. Transition of the TDRE bit from 0 to 1 can be reported by a TXI interrupt.

3. (a) To continue transmitting serial data: read the TDRE bit to check whether it is safe to write; if TDRE = 1, write data in TDR, then clear TDRE to 0.

   (b) To end serial transmission: end of transmission can be confirmed by checking transition of the TEND bit from 0 to 1. This can be reported by a TEI interrupt.

Figure 12.13   Sample Flowchart for Serial Transmitting

274

HITACHI

In transmitting serial data, the SCI operates as follows.

1. The SCI monitors the TDRE bit in SSR. When TDRE is cleared to 0 the SCI recognizes that the transmit data register (TDR) contains new data, and loads this data from TDR into the transmit shift register (TSR).

2. After loading the data from TDR into TSR, the SCI sets the TDRE bit to 1 and starts transmitting. If the TIE bit (TDR-empty interrupt enable) in SCR is set to 1, the SCI requests a TXI interrupt (TDR-empty interrupt) at this time.

   If clock output is selected the SCI outputs eight serial clock pulses, triggered by the clearing of the TDRE bit to 0. If an external clock source is selected, the SCI outputs data in synchronization with the input clock.

   Data is output from the TxD pin in order from LSB (bit 0) to MSB (bit 7).

3. The SCI checks the TDRE bit when it outputs the MSB (bit 7). If TDRE is 0, the SCI loads data from TDR into TSR, then begins serial transmission of the next frame. If TDRE is 1, the SCI sets the TEND bit in SSR to 1, transmits the MSB, then holds the output in the MSB state. If the TEIE bit (transmit-end interrupt enable) in SCR is set to 1, a TEI interrupt (TSR-empty interrupt) is requested at this time.

4. After the end of serial transmission, the SCK pin is held at the high level.

Figure 12.14 shows an example of SCI transmit operation.

Figure 12.14   Example of SCI Transmit Operation

275

HITACHI

Receiving Serial Data: Follow the procedure in figure 12.15 for receiving serial data. When switching from asynchronous mode to synchronous mode, be sure to check that PER and FER are cleared to 0. If PER or FER is set to 1 the RDRF bit will not be set and both transmitting and receiving will be disabled.

1. SCI initialization: the receive data function of the RxD pin is selected automatically.

2. Receive error handling: if a receive error occurs, read the ORER bit in SSR then, after executing the necessary error handling, clear ORER to 0. Neither transmitting nor receiving can resume while ORER remains set to 1. When clock output mode is selected, receiving can be halted temporarily by receiving one dummy byte and causing an overrun error. When preparations to receive the next data are completed, clear the ORER bit to 0. This causes receiving to resume, so return to the step marked 2 in the flowchart.

3. SCI status check and receive data read: read the serial status register (SSR), check that RDRF is set to 1, then read receive data from the receive data register (RDR) and clear RDRF to 0. Transition of the RDRF bit from 0 to 1 can be reported by an RXI interrupt.

4. To continue receiving serial data: read RDR and clear RDRF to 0 before the MSB (bit 7) of the current frame is received.

Figure 12.15   Sample Flowchart for Serial Receiving

276

HITACHI

In receiving, the SCI operates as follows.

1. If an external clock is selected, data is input in synchronization with the input clock. If clock output is selected, as soon as the RE bit is set to 1 the SCI begins outputting the serial clock and inputting data. If clock output is stopped because the ORER bit is set to 1, output of the serial clock and input of data resume as soon as the ORER bit is cleared to 0.

2. Receive data is shifted into RSR in order from LSB to MSB.

   After receiving the data, the SCI checks that RDRF is 0 so that receive data can be loaded from RSR into RDR. If this check passes, the SCI sets RDRF to 1 and stores the received data in RDR. If the check does not pass (receive error), the SCI operates as indicated in table 12.10.

Note: Both transmitting and receiving are disabled while a receive error flag is set. The RDRF bit is not set to 1. Be sure to clear the error flag.

3. After setting RDRF to 1, if the RIE bit (receive-end interrupt enable) is set to 1 in SCR, the SCI requests an RXI (receive-end) interrupt. If the ORER bit is set to 1 and the RIE bit in SCR is set to 1, the SCI requests an ERI (receive-error) interrupt.

   When clock output mode is selected, clock output stops when the RE bit is cleared to 0 or the ORER bit is set to 1. To prevent clock count errors, it is safest to receive one dummy byte and generate an overrun error.

Figure 12.16 shows an example of SCI receive operation.

Figure 12.16   Example of SCI Receive Operation

HITACHI

Transmitting and Receiving Serial Data Simultaneously: Follow the procedure in figure 12.17 for transmitting and receiving serial data simultaneously. If clock output mode is selected, output of the serial clock begins simultaneously with serial transmission.

1. SCI initialization: the transmit data output function of the TxD pin and receive data input function of the RxD pin are selected, enabling simultaneous transmitting and receiving.

2. SCI status check and transmit data write: read the serial status register (SSR), check that the TDRE bit is 1, then write transmit data in the transmit data register (TDR) and clear TDRE to 0. Transition of the TDRE bit from 0 to 1 can be reported by a TXI interrupt.

3. SCI status check and receive data read: read the serial status register (SSR), check that the RDRF bit is 1, then read receive data from the receive data register (RDR) and clear RDRF to 0. Transition of the RDRF bit from 0 to 1 can be reported by an RXI interrupt.

4. Receive error handling: if a receive error occurs, read the ORER bit in SSR then, after executing the necessary error handling, clear ORER to 0. Neither transmitting nor receiving can resume while ORER remains set to 1.

5. To continue transmitting and receiving serial data: read RDR and clear RDRF to 0 before the MSB (bit 7) of the current frame is received. Also read the TDRE bit and check that it is set to 1, indicating that it is safe to write; then write data in TDR and clear TDRE to 0 before the MSB (bit 7) of the current frame is transmitted.

Note: In switching from transmitting or receiving to simultaneous transmitting and receiving, clear both TE and RE to 0, then set TE and RE to 1 simultaneously using an MOV instruction. Do not use a BEST instruction for this purpose.

Figure 12.17   Sample Flowchart for Serial Transmitting and Receiving

278

HITACHI

12.4 Interrupts

The SCI can request four types of interrupts: ERI, RXI, TXI, and TEI. Table 12.11 indicates the source and priority of these interrupts. The interrupt sources can be enabled or disabled by the TIE, RIE, and TEIE bits in the SCR. Independent signals are sent to the interrupt controller for each interrupt source, except that the receive-error interrupt (ERI) is the logical OR of three sources: overrun error, framing error, and parity error.

The TXI interrupt indicates that the next transmit data can be written. The TEI interrupt indicates that the SCI has stopped transmitting data.

Table 12.11 SCI Interrupt Sources

Interrupt	Description	Priority
ERI	Receive-error interrupt (ORER, FER, or PER)	High
RXI	Receive-end interrupt (RDRF)	↑
TXI	TDR-empty interrupt (TDRE)	
TEI	TSR-empty interrupt (TEND)	Low

12.5 Application Notes

Application programmers should note the following features of the SCI.

TDR Write: The TDRE bit in SSR is simply a flag that indicates that the TDR contents have been transferred to TSR. The TDR contents can be rewritten regardless of the TDRE value. If a new byte is written in TDR while the TDRE bit is 0, before the old TDR contents have been moved into TSR, the old byte will be lost. Software should check that the TDRE bit is set to 1 before writing to TDR.

Multiple Receive Errors: Table 12.12 lists the values of flag bits in the SSR when multiple receive errors occur, and indicates whether the RSR contents are transferred to RDR.

279

HITACHI

Table 12.12 SSR Bit States and Data Transfer when Multiple Receive Errors Occur

Receive Error	SSR Bits				RSR → RDR[2]
	RDRF	ORER	FER	PER	
Overrun error	1[1]	1	0	0	No
Framing error	0	0	1	0	Yes
Parity error	0	0	0	1	Yes
Overrun and framing errors	1[1]	1	1	0	No
Overrun and parity errors	1[1]	1	0	1	No
Framing and parity errors	0	0	1	1	Yes
Overrun, framing, and parity errors	1[1]	1	1	1	No

Notes: *1 Set to 1 before the overrun error occurs.

*2 Yes: The RSR contents are transferred to RDR.

No: The RSR contents are not transferred to RDR.

Line Break Detection: When the RxD pin receives a continuous stream of 0's in asynchronous mode (line-break state), a framing error occurs because the SCI detects a 0 stop bit. The value H'00 is transferred from RSR to RDR. Software can detect the line-break state as a framing error accompanied by H'00 data in RDR.

The SCI continues to receive data, so if the FER bit is cleared to 0 another framing error will occur.

Sampling Timing and Receive Margin in Asynchronous Mode: The serial clock used by the SCI in asynchronous mode runs at 16 times the bit rate. The falling edge of the start bit is detected by sampling the RxD input on the falling edge of this clock. After the start bit is detected, each bit of receive data in the frame (including the start bit, parity bit, and stop bit or bits) is sampled on the rising edge of the serial clock pulse at the center of the bit. See figure 12.18.

It follows that the receive margin can be calculated as in equation (1).

When the absolute frequency deviation of the clock signal is 0 and the clock duty cycle is 0.5, data can theoretically be received with distortion up to the margin given by equation (2). This is a theoretical limit, however. In practice, system designers should allow a margin of 20% to 30%.

HITACHI

Figure 12.18   Sampling Timing (Asynchronous Mode)

$$M = \{(0.5 - 1/2N) - (D - 0.5)/N - (L - 0.5)F\} \times 100 \text{ [\%]} \quad \dotfill \quad (1)$$

M: Receive margin
N: Ratio of basic clock to bit rate (N=16)
D: Duty factor of clock—ratio of high pulse width to low width (0.5 to 1.0)
L: Frame length (9 to 12)
F: Absolute clock frequency deviation

When $D = 0.5$ and $F = 0$

$$M = (0.5 - 1/2 \times 16) \times 100 \text{ [\%]} = 46.875\% \quad \dotfill \quad (2)$$

281

HITACHI

282

HITACHI

Section 13   I^{2}C Bus Interface [Option]

An I^{2}C bus interface is available as an option. Observe the following notes when using this option.

For mask-ROM versions, products that use this option have a "W" added to the product number.

Examples: HD6433437WTF, HD6433434WF

13.1   Overview

The I^{2}C bus interface conforms to and provides a subset of the Philips I^{2}C bus (inter-IC bus) interface functions. The register configuration that controls the I^{2}C bus differs partly from the Philips configuration, however.

The I^{2}C bus interface uses only one data line (SDA) and one clock line (SCL) to transfer data, so it can save board and connector space. Figure 13.1 shows typical I^{2}C bus interface connections.

13.1.1   Features

- Conforms to Philips I^{2}C bus interface
- Start and stop conditions generated automatically
- Selectable acknowledge output level when receiving
- Auto-loading of acknowledge bit when transmitting
- Selection of eight internal clocks (in master mode)
- Selection of acknowledgement mode, or serial mode without acknowledge bit
- Wait function: A wait can be inserted in acknowledgement mode by holding the SCL pin low after a data transfer, before acknowledgement of the transfer.
- Three interrupt sources
    — Data transfer end
    — In slave receive mode: slave address matched, or general call address received
    — In master transmit mode: bus arbitration lost
- Direct bus drive (pins SCL and SDA)
- In addition to pins SCL and SCA, four general port pins (PA$_4$ to PA$_7$) can also drive the bus
- Pins P8$_6$/SCK$_1$/SCL, P9$_7$/$\overline{\text{WAIT}}$/SDA, and PA$_4$/$\overline{\text{KEYIN}}_{12}$ to PA$_7$/$\overline{\text{KEYIN}}_{15}$ (total of 6 pins) are all powered by bus power supply V$_{CC}$B, separate from V$_{CC}$. When the bus drive function is selected, all output is NMOS output.

HITACHI

**Figure 13.1 I²C Bus Interface Connection Example
(When the H8/3437 is the Master Chip)**

HITACHI

13.1.2 Block Diagram

Figure 13.2 shows a block diagram of the I²C bus interface.

Figure 13.2 Block Diagram of I²C Bus Interface

Legend:
ICCR: I²C bus control register
ICMR: I²C bus mode register
ICSR: I²C bus status register
ICDR: I²C bus data register
SAR: Slave address register
PS: Prescaler
STCR: Serial timer control register

HITACHI

13.1.3 Input/Output Pins

Table 13.1 summarizes the input/output pins used by the I²C bus interface.

Table 13.1 Wait-State Controller Pins

Name	Abbreviation	I/O	Function
Serial clock	SCL	Input/output	Serial clock input/output
Serial data	SDA	Input/output	Serial data input/output

13.1.4 Register Configuration

Table 13.2 summarizes the registers of the I²C bus interface.

Table 13.2 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address[2]
I²C bus control register	ICCR	R/W	H'00	H'FFD8
I²C bus status register	ICSR	R/W	H'30	H'FFD9
I²C bus data register	ICDR	R/W	—	H'FFDE
I²C bus mode register	ICMR	R/W	H'38	H'FFDF[1]
Slave address register	SAR	R/W	H'00	H'FFDF[1]
Serial timer control register	STCR	R/W	H'00	H'FFC3

Notes: *1 The register that can be written or read depends on the ICE bit in the I²C bus control register. The slave address register can be accessed when ICE = 0. The I²C bus mode register can be accessed when ICE = 1.

*2 The addresses assigned to the I²C bus interface registers are also assigned to other registers. The accessible registers are selected with bit IICE in the serial/timer control register (STCR).

HITACHI

13.2 Register Descriptions

13.2.1 I^{2}C Bus Data Register (ICDR)

Bit	7	6	5	4	3	2	1	0
	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value	—	—	—	—	—	—	—	—
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmitting and a receive data register when receiving. Transmitting is started by writing data in ICDR. Receiving is started by reading data from ICDR.

ICDR is also used as a shift register, so it must not be written or read until data has been completely transmitted or received. Read or write access while data is being transmitted or received may result in incorrect data.

The ICDR value following a reset and in hardware standby mode is undetermined.

13.2.2 Slave Address Register (SAR)

Bit	7	6	5	4	3	2	1	0
	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SAR is an 8-bit readable/writable register that stores the slave address and selects the communication format. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of SAR match the upper 7 bits of the first byte received after a start condition, the chip operates as the slave device specified by the master device. SAR is assigned to the same address as ICMR. SAR can be written and read only when the ICE bit is cleared to 0 in ICCR.

SAR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 1—Slave Address (SVA6 to SVA0): Set a unique address in bits SVA6 to SVA0, differing from the addresses of other slave devices connected to the I^{2}C bus.

HITACHI

Bit 0—Format Select (FS): Selects whether to use the addressing format or non-addressing format in slave mode. The addressing format is used to recognize slave addresses.

Bit 0: FS	Description	
0	Addressing format, slave addresses recognized	(Initial value)
1	Non-addressing format	

13.2.3   I²C Bus Mode Register (ICMR)

Bit	7	6	5	4	3	2	1	0
	MLS	WAIT	—	—	—	BC2	BC1	BC0
Initial value	0	0	1	1	1	0	0	0
Read/Write	R/W	R/W	—	—	—	R/W	R/W	R/W

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs wait control, and selects the transfer bit count. ICMR is assigned to the same address as SAR. ICMR can be written and read only when the ICE bit is set to 1 in ICCR.

ICMR is initialized to H'38 by a reset and in hardware standby mode.

Bit 7—MSB-First/LSB-First Select (MLS): Selects whether data is transferred MSB-first or LSB-first.

Bit 7: MLS	Description	
0	MSB-first	(Initial value)
1	LSB-first	

Bit 6—Wait Insertion Bit (WAIT): Selects whether to insert a wait between the transfer of data and the acknowledge bit, in acknowledgement mode. When WAIT is set to 1, after the fall of the clock for the final data bit, a wait state begins (with SCL staying at the low level). When bit IRIC is cleared in ICSR, the wait ends and the acknowledge bit is transferred. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.

Bit 6: WAIT	Description	
0	Data and acknowledge transferred consecutively	(Initial value)
1	Wait inserted between data and acknowledge	

288

HITACHI

Bits 5 to 3—Reserved: These bits cannot be modified and are always read as 1.

Bits 2 to 0—Bit Counter (BC2 to BC0): BC2 to BC0 specify the number of bits to be transferred next. When the ACK bit is cleared to 0 in ICCR (acknowledgement mode), the data is transferred with one additional acknowledge bit. BC2 to BC0 settings should be made during an interval between transfer frames. If BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL line is low.

The bit counter is initialized to 000 by a reset and when a start condition is detected. The value returns to 000 at the end of a data transfer, including the acknowledge.

Bit 2: BC2	Bit 1: BC1	Bit 0: BC0	Bits/Frame		
			Serial Mode	Acknowledgement Mode	
0	0	0	8	9	(Initial value)
		1	1	2	
	1	0	2	3	
		1	3	4	
1	0	0	4	5	
		1	5	6	
	1	0	6	7	
		1	7	8	

13.2.4 I^2C Bus Control Register (ICCR)

Bit	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACK	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ICCR is an 8-bit readable/writable register that enables or disables the I^2C bus interface, enables or disables interrupts, and selects master or slave mode, transmit or receive, acknowledgement or serial mode, and the clock frequency.

ICCR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—I^2C Bus Interface Enable (ICE): Selects whether or not to use the I^2C bus interface. When ICE is set to 1, the SCL and SDA signals are assigned to input/output pins and transfer operations are enabled. When ICE is cleared to 0, the interface module is disabled.

289

HITACHI

The SAR register can be accessed when ICE is 0. The ICMR register can be accessed when ICE is 1.

Bit 7: ICE	Description
0	Interface module disabled, with SCL and SDA signals in high-impedance state (Initial value)
1	Interface module enabled for transfer operations (pins SCL and SDA are driving the bus∗)

Note: ∗ Pin SDA is multiplexed with the $\overline{WAIT}$ input pin. In expanded mode, $\overline{WAIT}$ input has priority for this pin.

Bit 6—I^{2}C Bus Interface Interrupt Enable (IEIC): Enables or disables interrupts from the I^{2}C bus interface to the CPU.

Bit 6: IEIC	Description
0	Interrupts disabled (Initial value)
1	Interrupts enabled

Bit 5—Master/Slave Select (MST)
Bit 4—Transmit/Receive Select (TRS)

MST selects whether the I^{2}C bus interface operates in master mode or slave mode.

TRS selects whether the I^{2}C bus interface operates in transmit mode or receive mode.

In master mode, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. In slave receive mode with the addressing format (FS = 0), hardware automatically selects transmit or receive mode according to the R/W bit in the first byte after a start condition.

MST and TRS select the operating mode as follows.

Bit 5: MST	Bit 4: TRS	Operating Mode	
0	0	Slave receive mode	(Initial value)
	1	Slave transmit mode	
1	0	Master receive mode	
	1	Master transmit mode	

HITACHI

Bit 3—Acknowledgement Mode Select (ACK): Selects acknowledgement mode or serial mode. In acknowledgement mode (ACK = 0), data is transferred in frames consisting of the number of data bits selected by BC2 to BC0 in ICMR, plus an extra acknowledge bit. In serial mode (ACK = 1), the number of data bits selected by BC2 to BC0 in ICMR is transferred as one frame.

Bit 3: ACK	Description	
0	Acknowledgement mode	(Initial value)
1	Serial mode	

Bits 2 to 0—Serial Clock Select (CKS2 to CKS0): These bits, together with the ICCX bit in the STCR register, select the serial clock frequency in master mode. They should be set according to the required transfer rate.

(STCR) IICX	Bit 2: CKS2	Bit 1: CKS1	Bit 0: CKS0	Clock	Transfer Rate* $\varnothing_P$ = 5 MHz	$\varnothing_P$ = 8 MHz	$\varnothing_P$ = 10 MHz	$\varnothing_P$ = 16 MHz
0	0	0	0	$\varnothing_P/28$	179 kHz	286 kHz	357 kHz	571 kHz
			1	$\varnothing_P/40$	125 kHz	200 kHz	250 kHz	400 kHz
		1	0	$\varnothing_P/48$	104 kHz	167 kHz	208 kHz	333 kHz
			1	$\varnothing_P/64$	78.1 kHz	125 kHz	156 kHz	250 kHz
	1	0	0	$\varnothing_P/80$	62.5 kHz	100 kHz	125 kHz	200 kHz
			1	$\varnothing_P/100$	50.0 kHz	80.0 kHz	100 kHz	160 kHz
		1	0	$\varnothing_P/112$	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz
			1	$\varnothing_P/128$	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
1	0	0	0	$\varnothing_P/56$	89.3 kHz	143 kHz	179 kHz	286 kHz
			1	$\varnothing_P/80$	62.5 kHz	100 kHz	125 kHz	200 kHz
		1	0	$\varnothing_P/96$	52.1 kHz	83.3 kHz	104 kHz	167 kHz
			1	$\varnothing_P/128$	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
	1	0	0	$\varnothing_P/160$	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz
			1	$\varnothing_P/200$	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz
		1	0	$\varnothing_P/224$	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz
			1	$\varnothing_P/256$	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz

Note: *$\varnothing_P = \varnothing$.

The shaded setting exceeds the maximum transfer rate in the standard I^{2}C bus specifications.

HITACHI

13.2.5 I²C Bus Status Register (ICSR)

Bit	7	6	5	4	3	2	1	0
	BBSY	IRIC	SCP	—	AL	AAS	ADZ	ACKB
Initial value	0	0	1	1	0	0	0	0
Read/Write	R/W	R/(W)*	W	—	R/(W)*	R/(W)*	R/(W)*	R/W

Note: * Only 0 can be written, to clear the flag.

ICSR is an 8-bit readable/writable register with flags that indicate the status of the I²C bus interface. It is also used for issuing start and stop conditions, and recognizing and controlling acknowledge data.

ICSR is initialized to H'30 by a reset and in hardware standby mode.

Bit 7—Bus Busy (BBSY): This bit can be read to check whether the I²C bus (SCL and SDA) is busy or free. In master mode this bit is also used in issuing start and stop conditions.

A high-to-low transition of SDA while SCL is high is recognized as a start condition, setting BBSY to 1. A low-to-high transition of SDA while SCL is high is recognized as a stop condition, clearing BBSY to 0.

To issue a start condition, use a MOV instruction to write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, use a MOV instruction to write 0 in BBSY and 0 in SCP. It is not possible to write to BBSY in slave mode.

Bit 7: BBSY	Description
0	Bus is free (Initial value)
	This bit is cleared when a stop condition is detected.
1	Bus is busy
	This bit is set when a start condition is detected.

HITACHI

Bit 6—I²C Bus Interface Interrupt Request Flag (IRIC): Indicates that the I²C bus interface has issued an interrupt request to the CPU. IRIC is set to 1 at the end of a data transfer, when a slave address or general call address is detected in slave receive mode, and when bus arbitration is lost in master transmit mode. IRIC is set at different timings depending on the ACK bit in ICCR and WAIT bit in ICMR. See the item on IRIC Set Timing and SCL Control in section 13.3.6

IRIC is cleared by reading IRIC after it has been set to 1, then writing 0 in IRIC.

Bit 6: IRIC	Description
0	Waiting for transfer, or transfer in progress (Initial value)
	To clear this bit, the CPU must read IRIC when IRIC = 1, then write 0 in IRIC
1	Interrupt requested
	This bit is set to 1 at the following times:
	Master mode • End of data transfer • When bus arbitration is lost
	Slave mode (when FS = 0) • When the slave address is matched, and whenever a data transfer ends at the timing of a retransmit start condition after address matching or a stop condition is detected • When a general call address is detected, and whenever a data transfer ends at the timing of a retransmit start condition after address detection or a stop condition is detected
	Slave mode (when FS = 1) • End of data transfer

Bit 5—Start Condition/Stop Condition Prohibit (SCP): Controls the issuing of start and stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A start condition for retransmit is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit always reads 1. Written data is not stored.

Bit 5: SCP	Description
0	Writing 0 issues a start or stop condition, in combination with BBSY
1	Reading always results in 1 (Initial value)
	Writing is ignored

Bit 4—Reserved: This bit cannot be modified and is always read as 1.

HITACHI

Bit 3—Arbitration Lost (AL): This flag indicates that arbitration was lost in master mode. The I^{2}C bus interface monitors the bus. When two or more master devices attempt to seize the bus at nearly the same time, if the I^{2}C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master. At the same time, it sets the IRIC bit in ICSR to generate an interrupt request.

AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 3: AL	Description
0	Bus arbitration won (Initial value) This bit is cleared to 0 at the following times: • When ICDR data is written (transmit mode) or read (receive mode) • When AL is read while AL = 1, then 0 is written in AL
1	Arbitration lost This bit is set to 1 at the following times: • If the internal SDA signal and bus line disagree at the rise of SCL in master transmit mode • If the internal SCL is high at the fall of SCL in master transmit mode

Bit 2—Slave Address Recognition Flag (AAS): When the addressing format is selected (FS = 0) in slave receive mode, this flag is set to 1 if the first byte following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.

AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 2: AAS	Description
0	Slave address or general call address not recognized (Initial value) This bit is cleared to 0 at the following times: • When ICDR data is written (transmit mode) or read (receive mode) • When AAS is read while AAS = 1, then 0 is written in AAS
1	Slave address or general call address recognized This bit is set to 1 at the following times: • When the slave address or general call address is detected in slave receive mode

294

HITACHI

Bit 1—General Call Address Recognition Flag (ADZ): When the addressing format is selected (FS = 0) in slave receive mode, this flag is set to 1 if the first byte following a start condition is the general call address (H'00).

ADZ is cleared by reading ADZ after it has been set to 1, then writing 0 in ADZ. In addition, ADZ is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 1: ADZ	Description
0	General call address not recognized (Initial value)
	This bit is cleared to 0 at the following times:
	• When ICDR data is written (transmit mode) or read (receive mode)
	• When ADZ is read while ADZ = 1, then 0 is written in ADZ
1	General call address recognized
	This bit is set to 1 when the general call address is detected in slave receive mode

Bit 0—Acknowledge Bit (ACKB): Stores acknowledge data in acknowledgement mode. In transmit mode, after the receiving device receives data, it returns acknowledge data, and this data is loaded into ACKB. In receive mode, after data has been received, the acknowledge data set in this bit is sent to the transmitting device.

When this bit is read, if TRS = 1, the value loaded from the bus line is read. If TRS = 0, the value set by internal software is read.

Bit 0: ACKB	Description
0	Receive mode: 0 is output at acknowledge output timing (Initial value)
	Transmit mode: indicates that the receiving device has acknowledged the data
1	Receive mode: 1 is output at acknowledge output timing
	Transmit mode: indicates that the receiving device has not acknowledged the data

HITACHI

13.2.6 Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICD	IICX	IICE	STAC	MPE	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls the SCI operating mode and selects the TCNT clock source in the 8-bit timers. STCR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—I^{2}C Extra Buffer Select (IICS): Makes bits 7 to 4 of port A into output buffers similar to SCL and SDA. Used when an I^{2}C bus interface is implemented by software alone.

Bit 7: IICS	Description	
0	PA$_7$ to PA$_4$ are normal input/output pins	(Initial value)
1	PA$_7$ to PA$_4$ are input/output pins that can drive the bus	

Bit 6—I^{2}C Extra Buffer Reserve (IICD): This bit is reserved, but it can be written and read. Its initial value is 0.

Bit 5—I^{2}C Transfer Rate Select (IICX): This bit, in combination with bits CKS2 to CKS0 in ICCR, selects the transfer rate in master mode. For details regarding the transfer rate, refer to section 13.2.4, I^{2}C Bus Control Register (ICCR).

Bit 4—I^{2}C Master Enable (IICE): Controls CPU access to the data and control registers (ICCR, ICSR, ICDR, ICMR/SAR) of the I^{2}C bus interface.

Bit 4: IICE	Description	
0	CPU access to I^{2}C bus interface data and control registers is disabled (Initial value)	
1	CPU access to I^{2}C bus interface data and control registers is enabled	

Bit 3—Slave Input Switch (STAC): Switches host interface input pins. For details, see section 14, Host Interface.

Bit 2—Multiprocessor Enable (MPE): Enables or disables the multiprocessor communication function on channels SCI0 and SCI1. For details, see section 12, Serial Communication Interface.

Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1, ICSK0): These bits select the clock input to the timer counters (TCNT) in the 8-bit timers. For details, see section 9, 8-Bit Timers.

HITACHI

13.3 Operation

13.3.1 I²C Bus Data Format

The I²C bus interface has three data formats: two addressing formats, shown as (a) and (b) in figure 13.3, and a non-addressing format, shown as (c) in figure 13.4. The first byte following a start condition always consists of 8 bits. Figure 13.5 shows the I²C bus timing.

Figure 13.3 I²C Bus Data Formats (Addressing Formats)

Figure 13.4 I²C Bus Data Format (Non-Addressing Format)

Legend:
S: Start condition. The master device drives SDA from high to low while SCL is high.
SLA: Slave address, by which the master device selects a slave device.
R/$\overline{\text{W}}$:   Indicates the direction of data transfer: from the slave device to the master device when R/$\overline{\text{W}}$ is 1, or from the master device to the slave device when R/$\overline{\text{W}}$ is 0.

HITACHI

A: Acknowledge. The receiving device (the slave in master transmit mode, or the master in master receive mode) drives SDA low to acknowledge a transfer. If transfers need not be acknowledged, set the ACK bit to 1 in ICCR to keep the interface from generating the acknowledge signal and its clock pulse.

DATA: Transferred data. The bit length is set by bits BC2 to BC0 in ICMR. The MSB-first or LSB-first format is selected by bit MLS in ICMR.

P: Stop condition. The master device drives SDA from low to high while SCL is high.

Figure 13.5   I²C Bus Timing

13.3.2   Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. The transmit procedure and operations in master transmit mode are described below.

1. Set bits MLS and WAIT in ICMR and bits ACK and CKS2 to CKS0 in ICCR according to the operating mode. Set bit ICE in ICCR to 1.

2. Read BBSY in ICSR, check that the bus is free, then set MST and TRS to 1 in ICCR to select master transmit mode. After that, write 1 in BBSY and 0 in SCP. This generates a start condition by causing a high-to-low transition of SDA while SCL is high.

3. Write data in ICDR. The master device outputs the written data together with a sequence of transmit clock pulses at the timing shown in figure 13.6. If FS is 0 in SAR, the first byte following the start condition contains a 7-bit slave address and indicates the transmit/receive direction. The selected slave device (the device with the matching slave address) drives SDA low at the ninth transmit clock pulse to acknowledge the data.

4. When one byte of data has been transmitted, IRIC is set to 1 in ICSR at the rise of the ninth transmit clock pulse. If IEIC is set to 1 in ICCR, a CPU interrupt is requested. After one frame has been transferred, SCL is automatically brought to the low level in synchronization with the internal clock and held low.

298

HITACHI

5. Software clears IRIC to 0 in ICSR.

6. To continue transmitting, write the next transmit data in ICDR. Transmission of the next byte will begin in synchronization with the internal clock.

Steps 4 to 6 can be repeated to transmit data continuously. To end the transmission, write 0 in BBSY and 0 in SCP in ICSR. This generates a stop condition by causing a low-to-high transition of SDA while SCL is high.

Figure 13.6   Timing in Master Transmit Mode
(MLS = WAIT = ACK = 0)

HITACHI

13.3.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data, and returns an acknowledge signal. The slave device transmits the data. The receive procedure and operations in master receive mode are described below. See also figure 13.7.

1. Clear TRS to 0 in ICCR to switch from transmit mode to receive mode.

2. Read ICDR to start receiving. When ICDR is read, a receive clock is output in synchronization with the internal clock, and data is received. At the ninth clock pulse the master device drives SDA low to acknowledge the data.

3. When one byte of data has been received, IRIC is set to 1 in ICSR at the rise of the ninth receive clock pulse. If IEIC is set to 1 in ICCR, a CPU interrupt is requested. After one frame has been transferred, SCL is automatically brought to the low level in synchronization with the internal clock and held low.

4. Software clears IRIC to 0 in ICSR.

5. When ICDR is read, receiving of the next data starts in synchronization with the internal clock.

Steps 3 to 5 can be repeated to receive data continuously. To stop receiving, set TRS to 1, read ICDR, then write write 0 in BBSY and 0 in SCP in ICSR. This generates a stop condition by causing a low-to-high transition of SDA while SCL is high. If it is not necessary to acknowledge each byte of data, set ACKB to 1 in ICSR before receiving starts.

300

HITACHI

**Figure 13.7 Timing in Master Receive Mode
(MLS = WAIT = ACK = ACKB = 0)**

HITACHI

13.3.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, and the master device outputs the transmit clock and returns an acknowledge signal. The transmit procedure and operations in slave transmit mode are described below.

1. Set bits MLS and WAIT in ICMR and bits MST, TRS, ACK, and CKS2 to CKS0 in ICCR according to the operating mode. Set bit ICE in ICCR to 1, establishing slave receive mode.

2. After the slave device detects a start condition, if the first byte matches its slave address, at the ninth clock pulse the slave device drives SDA low to acknowledge the transfer. At the same time, IRIC is set to 1 in ICSR, generating an interrupt. If the eighth data bit (R/$\overline{\text{W}}$) is 1, the TRS bit is set to 1 in ICCR, automatically causing a transition to slave transmit mode. The slave device holds SCL low from the fall of the transmit clock until data is written in ICDR.

3. Software clears IRIC to 0 in ICSR.

4. Write data in ICDR. The slave device outputs the written data serially in step with the clock output by the master device, with the timing shown in figure 13.8.

5. When one byte of data has been transmitted, at the rise of the ninth transmit clock pulse IRIC is set to 1 in ICSR. If IEIC is set to 1 in ICCR, a CPU interrupt is requested. The slave device holds SCL low from the fall of the transmit clock until data is written in ICDR. The master device drives SDA low at the ninth clock pulse to acknowledge the data. The acknowledge signal is stored in ACKB in ICSR, and can be used to check whether the transfer was carried out normally.

6. Software clears IRIC to 0 in ICSR.

7. To continue transmitting, write the next transmit data in ICDR.

Steps 5 to 7 can be repeated to transmit continuously. To end the transmission, write H'FF in ICDR. When a stop condition is detected (a low-to-high transition of SDA while SCL is high), BBSY will be cleared to 0 in ICSR.

HITACHI

**Figure 13.8   Timing in Slave Transmit Mode
(MLS = WAIT = ACK = 0)**

303

HITACHI

13.3.5   Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. The receive procedure and operations in slave receive mode are described below. See also figure 13.9.

1. Set bits MLS and WAIT in ICMR and bits MST, TRS, and ACK in ICCR according to the operating mode. Set bit ICE in ICCR to 1, establishing slave receive mode.

2. A start condition output by the master device sets BBSY to 1 in ICSR.

3. After the slave device detects the start condition, if the first byte matches its slave address, at the ninth clock pulse the slave device drives SDA low to acknowledge the transfer. At the same time, IRIC is set to 1 in ICSR. If IEIC is 1 in ICCR, a CPU interrupt is requested. The slave device holds SCL low from the fall of the receive clock until it has read the data in ICDR.

4. Software clears IRIC to 0 in ICSR.

5. When ICDR is read, receiving of the next data starts.

Steps 4 and 5 can be repeated to receive data continuously. When a stop condition is detected (a low-to-high transition of SDA while SCL is high), BBSY is cleared to 0 in ICSR.

Figure 13.9   Timing in Slave Receive Mode
(MLS = WAIT = ACK = ACKB = 0)

HITACHI

13.3.6 IRIC Set Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR and ACK bit in ICCR. SCL is automatically held low after one frame has been transferred; this timing is synchronized with the internal clock. Figure 13.10 shows the IRIC set timing and SCL control.

Figure 13.10   IRIC Set Timing and SCL Control

HITACHI

13.3.7 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 13.11 shows a block diagram of the noise canceler.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.

Figure 13.11   Block Diagram of Noise Canceler

HITACHI

13.3.8 Sample Flowcharts

Figures 13.12 to 13.15 show typical flowcharts for using the I^{2}C bus interface in each mode.

1. Test the status of the SCL and SDA lines.
2. Select master transmit mode.
3. Generate a start condition.
4. Set transmit data for the first byte (slave address + R/W).
5. Wait for 1 byte to be transmitted.
6. Test for acknowledgement by the designated slave device.
7. Set transmit data for the second and subsequent bytes.
8. Wait for 1 byte to be transmitted.
9. Test for end of transfer.
10. Generate a stop condition.

Figure 13.12 Flowchart for Master Transmit Mode (Example)

307

HITACHI

Figure 13.13   Flowchart for Master Receive Mode (Example)

1. Select receive mode.
2. Set acknowledgement data.
3. Start receiving. The first read is a dummy read.
4. Wait for 1 byte to be received.
5. Set acknowledgement data for the last receive.
6. Start the last receive.
7. Wait for 1 byte to be received.
8. Select transmit mode.
9. Read the last receive data (if ICDR is read without selecting transmit mode, receive operations will resume).
10. Generate a stop condition.

308

HITACHI

Figure 13.14   Flowchart for Slave Transmit Mode (Example)

1. Set transmit data for the second and subsequent bytes.

2. Wait for 1 byte to be transmitted.

3. Test for end of transfer.

4. Select slave receive mode.

5. Dummy read (to release the SCL line).

309

HITACHI

Figure 13.15   Flowchart for Slave Receive Mode (Example)

HITACHI

13.4　Application Notes

- In master mode, if an instruction to generate a start condition is immediately followed by an instruction to generate a stop condition, neither condition will be output correctly. To output consecutive start and stop conditions, after issuing the instruction that generates the start condition, read the relevant ports, check that SCL and SDA are both low, then issue the instruction that generates the stop condition.

- Either of the following two conditions will start the next transfer. Pay attention to these conditions when reading or writing to ICDR.
  - Write access to ICDR when ICE = 1 and TRS = 1
  - Read access to ICDR when ICE = 1 and TRS = 0

- The I²C bus interface specification for the SCL rise time tsr is under 1000 ns (300 ns for high-speed mode). In master mode, the I²C bus interface monitors the SCL line and synchronizes one bit at a time during communication. If tsr (the time for SCL to go from low to V_{IH}) exceeds the time determined by the input clock of the I²C bus interface, the high period of SCL is extended. SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance so that the SCL rise time falls below the values given in the table below.

CKDBL	IICX	t_{cyc} Display		Time Display			
				ø = 5 MHz	ø = 8 MHz	ø = 10 MHz	ø = 16 MHz
0	0	$7.5 t_{cyc}$	Normal mode	1000 ns	937 ns	750 ns	486 ns
			High-speed mode	300 ns	300 ns	300 ns	300 ns
0	1	$17.5 t_{cyc}$	Normal mode	1000 ns	1000 ns	1000 ns	1000 ns
1	0		High-speed mode	300 ns	300 ns	300 ns	300 ns
1	1	$37.5 t_{cyc}$	Normal mode	1000 ns	1000 ns	1000 ns	1000 ns
			High-speed mode	300 ns	300 ns	300 ns	300 ns

- Note on Issuance of Retransmission Start Condition

  When issuing a retransmission start condition, the condition must be issued after the SCL clock falls during the acknowledge bit reception period. After the end of the acknowledge bit, the next data should be written to ICDR after SCL goes high. Figure 13.16 shows the recommended program flow for issuing a retransmission start condition. A timing chart for the flowchart in figure 13.16 is shown in figure 13.17.

311

HITACHI

Figure 13.16   Recommended Program Flow for Retransmission Start Condition Issuance

Figure 13.17   Timing Chart for Retransmission Start Condition Issuance

HITACHI

- Note on Issuance of Stop Condition

   If the rise of SCL is weakened by external pull-up resistance R and bus load capacitance C in master mode, or if SCL is pulled to the low level by a slave device, the timing at which SCL is lowered by the internal bit synchronization circuit may be delayed by 1t SCL. If, in this case, SCL is identified as being low at the bit synchronization circuit sampling timing, and a stop condition issuing instruction is executed before the reference SCL clock next falls, as in figure 13.18, SDA will change from high to low to high while SCL remains high. As a result, a stop condition will be issued before the end of the 9th clock.

Figure 13.18   Stop Condition Erroneous Operation Timing

HITACHI

- Countermeasure

  Figure 13.19 shows the recommended program flow.

Figure 13.19 Recommended Program Flow

- Additional Note

  When switching from master receive mode to master transmit mode, ensure that TRS is set to 1 before the last receive data is latched by reading ICDR.

- Precautions when Clearing the IRIC Flag when Using the Wait Function

  If the SCL rise time exceeds the specified duration when using the wait function in the I^2C bus interface's master mode, or if there is a slave device that keeps SCL low and applies a wait state, read SCL and clear the IRIC flag only after determining that SCL has gone low, as shown below.

  If the IRIC flag is cleared to 0 when WAIT is set to 1 and while the SCL high level duration is being extended, the SDA value may change before SCL falls, erroneously resulting in a start or stop condition.

314

HITACHI

Figure 13.20   IRIC Flag Clear Timing when WAIT = 1

Note that the clock may not be output properly during the next master send if receive data (ICDR data) is read during the time between when the instruction to issue a stop condition is executed (writing 0 to BBSY and SCP in ISSR) and when the stop condition is actually generated.

In addition, overwriting of IIC control bits in order to change the send or receive operation mode or to change settings, such as for example clearing the MST bit after completion of master send or receive, should always be performed during the period indicated as (a) in Figure 13.21 below (after confirming that the BBSY bit in the ICCR register has been cleared to 0).

Figure 13.21   Precautions when Reading Master Receive Data

315

HITACHI

HITACHI

Section 14   Host Interface

14.1   Overview

The H8/3437 Series has an on-chip host interface (HIF) that provides a dual-channel parallel interface between the on-chip CPU and a host processor. The host interface is available only when the HIE bit is set to 1 in SYSCR. This mode is called slave mode, because it is designed for a master-slave communication system in which the H8/3437-Series chip is slaved to a host processor.

The host interface consists of four 1-byte data registers, two 1-byte status registers, a 1-byte control register, fast A_{20} gate logic, and a host interrupt request circuit. Communication is carried out via five control signals from the host processor ($\overline{CS}_1$, $\overline{CS}_2$ or $\overline{ECS}_2$, HA_0, $\overline{IOR}$, and $\overline{IOW}$ or $\overline{EIOW}$), four output signals to the host processor (GA_{20}, $HIRQ_1$, $HIRQ_{11}$, and $HIRQ_{12}$), and an 8-bit bidirectional command/data bus (HDB_7 to HDB_0, or XDB_7 to XDB_0). The $\overline{CS}_1$ and $\overline{CS}_2$ (or $\overline{ECS}_2$) signals select one of the two interface channels.

Note: If one of the two interface channels will not be used, tie the unused $\overline{CS}$ pin to V_{CC}. For example, if interface channel 1 (IDR1, ODR1, STR1) is not used, tie $\overline{CS}_1$ to V_{CC}.

317

HITACHI

14.1.1 Block Diagram

Figure 14.1 is a block diagram of the host interface.

Figure 14.1   Host Interface Block Diagram

HITACHI

14.1.2 Input and Output Pins

Table 14.1 lists the input and output pins of the host interface module.

Table 14.1 H/F Input/Output Pins

Name	Abbreviation	Port	I/O	Function
I/O read	$\overline{\text{IOR}}$	$P8_3$	Input	Host interface read signal
I/O write*	$\overline{\text{IOW}}$	$P8_4$	Input	Host interface write signal
	$\overline{\text{EIOW}}$	$P9_1$		
Chip select 1	$\overline{\text{CS}}_1$	$P8_2$	Input	Host interface chip select signal for IDR1, ODR1, STR1
Chip select 2*	$\overline{\text{CS}}_2$	$P8_5$	Input	Host interface chip select signal for IDR2, ODR2, STR2
	$\overline{\text{ECS}}_2$	$P9_0$		
Command/data	HA_0	$P8_0$	Input	Host interface address select signal
				In host read access, this signal selects the status registers (STR1, STR2) or data registers (ODR1, ODR2). In host write access to the data registers (IDR1, IDR2), this signal indicates whether the host is writing a command or data.
Data bus	HDB_7–HDB_0	$P3_7$–$P3_0$	I/O	Host interface data bus (single-chip mode)
	XDB_7–XDB_0	PB_7–PB_0	I/O	Host interface data bus (expanded modes)
Host interrupt 1	$HIRQ_1$	$P4_4$	Output	Interrupt output 1 to host
Host interrupt 11	$HIRQ_{11}$	$P4_3$	Output	Interrupt output 11 to host
Host interrupt 12	$HIRQ_{12}$	$P4_5$	Output	Interrupt output 12 to host
Gate A_{20}	GA_{20}	$P8_1$	Output	A_{20} gate control signal output

Note: * Selection between $\overline{\text{IOW}}$ and $\overline{\text{EIOW}}$, and between $\overline{\text{CS}}_2$ and $\overline{\text{ECS}}_2$, is by the STAC bit in STCR. $\overline{\text{IOW}}$ and $\overline{\text{CS}}_2$ are used when STAC is 0. $\overline{\text{EIOW}}$ and $\overline{\text{ECS}}_2$ are used when STAC is 1. In this manual, both are referred to as $\overline{\text{IOW}}$ and $\overline{\text{CS}}_2$.

319

HITACHI

14.1.3 Register Configuration

Table 14.2 lists the host interface registers.

Table 14.2 HIF Registers

Name	Abbreviation	R/W Slave	R/W Host	Initial Value	Slave Address[3]	Master Address[4] $\overline{CS}_1$	Master Address[4] $\overline{CS}_2$	Master Address[4] HA_0
System control register	SYSCR	R/W[1]	—	H'09	H'FFC4	—	—	—
Host interface control register	HICR	R/W	—	H'F8	H'FFF0	—	—	—
Input data register 1	IDR1	R	W	—	H'FFF4	0	1	0/1[5]
Output data register 1	ODR1	R/W	R	—	H'FFF5	0	1	0
Status register 1	STR1	R/(W)[2]	R	H'00	H'FFF6	0	1	1
Input data register 2	IDR2	R	W	—	H'FFFC	1	0	0/1[5]
Output data register 2	ODR2	R/W	R	—	H'FFFD	1	0	0
Status register 2	STR2	R/(W)[2]	R	H'00	H'FFFE	1	0	1
Serial/timer control register	STCR	R/W	—	H'00	H'FFC3	—	—	—

Notes: [1] Bit 3 is a read-only bit.

[2] The user-defined bits (bits 7 to 4) are read/write accessible from the slave processor.

[3] Address when accessed from the slave processor.

[4] Pin inputs used in access from the host processor.

[5] The HA_0 input discriminates between writing of commands and data.

320

HITACHI

14.2 Register Descriptions

14.2.1 System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

SYSCR is an 8-bit read/write register which controls chip operations. Host interface functions are enabled or disabled by the HIE bit of SYSCR. See section 3.2, System Control Register, for information on other SYSCR bits. SYSCR is initialized to H'09 by an external reset and in hardware standby mode.

Bit 1—Host Interface Enable (HIE): Enables or disables the host interface. When enabled, the host interface handles host-slave data transfers, operating in slave mode.

Bit 1: HIE	Description	
0	The host interface is disabled	(Initial value)
1	The host interface is enabled (slave mode)	

14.2.2 Host Interface Control Register (HICR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	IBFIE2	IBFIE1	FGA20E
Initial value	1	1	1	1	1	0	0	0
Slave Read/Write	—	—	—	—	—	R/W	R/W	R/W
Host Read/Write	—	—	—	—	—	—	—	—

HICR is an 8-bit read/write register which controls host interface interrupts and the fast A_{20} gate function. HICR is initialized to H'F8 by a reset and in hardware standby mode.

Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.

HITACHI

Bit 2—Input Buffer Full Interrupt Enable 2 (IBFIE2): Enables or disables the IBF2 interrupt to the slave CPU.

Bit 2: IBFIE2	Description	
0	IDR2 input buffer full interrupt is disabled	(Initial value)
1	IDR2 input buffer full interrupt is enabled	

Bit 1— Input Buffer Full Interrupt Enable 1 (IBFIE1): Enables or disables the IBF1 interrupt to the slave CPU.

Bit 1: IBFIE1	Description	
0	IDR1 input buffer full interrupt is disabled	(Initial value)
1	IDR1 input buffer full interrupt is enabled	

Bit 0—Fast Gate A_{20} Enable (FGA20E): Enables or disables the fast A_{20} gate function. When the fast A_{20} gate is disabled, a regular-speed A_{20} gate signal can be implemented by using software to manipulate the $P8_1$ output.

Bit 0: FGA20E	Description	
0	Disables fast A_{20} gate function	(Initial value)
1	Enables fast A_{20} gate function	

14.2.3   Input Data Register 1 (IDR1)

Bit	7	6	5	4	3	2	1	0
	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
Initial value	—	—	—	—	—	—	—	—
Slave Read/Write	R	R	R	R	R	R	R	R
Host Read/Write	W	W	W	W	W	W	W	W

IDR1 is an 8-bit read-only register to the slave processor, and an 8-bit write-only register to the host processor. When $\overline{CS_1}$ is low, information on the host data bus is written into IDR1 at the rising edge of $\overline{IOW}$. The HA_0 state is also latched into the $C/\overline{D}$ bit in STR1 to indicate whether the written information is a command or data.

The initial values of IDR1 after a reset or standby are undetermined.

322

HITACHI

14.2.4 Output Data Register 1 (ODR1)

Bit	7	6	5	4	3	2	1	0
	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
Initial value	—	—	—	—	—	—	—	—
Slave Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Host Read/Write	R	R	R	R	R	R	R	R

ODR1 is an 8-bit read/write register to the slave processor, and an 8-bit read-only register to the host processor. The ODR1 contents are output on the host data bus when HA_0 is low, $\overline{CS_1}$ is low, and $\overline{IOR}$ is low.

The initial values of ODR1 after a reset or standby are undetermined.

14.2.5 Status Register 1 (STR1)

Bit	7	6	5	4	3	2	1	0
	DBU	DBU	DBU	DBU	C/$\overline{D}$	DBU	IBF	OBF
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R
Host Read/Write	R	R	R	R	R	R	R	R

STR1 is an 8-bit register that indicates status information during host interface processing. Bits 3, 1, and 0 are read-only bits to both the host and slave processors.

STR1 is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 4 and Bit 2—Defined by User (DBU): The user can use these bits as necessary.

Bit 3—Command/Data (C/$\overline{D}$): Receives the HA_0 input when the host processor writes to IDR1, and indicates whether IDR1 contains data or a command.

Bit 3: C/$\overline{D}$	Description	
0	Contents of IDR1 are data	(Initial value)
1	Contents of IDR1 are a command	

HITACHI

Bit 1—Input Buffer Full (IBF): Set to 1 when the host processor writes to IDR1. This bit is an internal interrupt source to the slave processor. IBF is cleared to 0 when the slave processor reads IDR1.

Bit 1: IBF	Description	
0	This bit is cleared when the slave processor reads IDR1	(Initial value)
1	This bit is set when the host processor writes to IDR1	

Bit 0—Output Buffer Full (OBF): Set to 1 when the slave processor writes to ODR1. Cleared to 0 when the host processor reads ODR1.

Bit 0: OBF	Description	
0	This bit is cleared when the host processor reads ODR1	(Initial value)
1	This bit is set when the slave processor writes to ODR1	

Table 14.3 shows the conditions for setting and clearing the STR1 flags.

Table 14.3   Set/Clear Timing for STR1 Flags

Flag	Setting Condition	Clearing Condition
C/$\overline{\text{D}}$	Rising edge of host's write signal ($\overline{\text{IOW}}$) when HA_0 is high	Rising edge of host's write signal ($\overline{\text{IOW}}$) when HA_0 is low
IBF	Rising edge of host's write signal ($\overline{\text{IOW}}$) when writing to IDR1	Falling edge of slave's internal read signal ($\overline{\text{RD}}$) when reading IDR1
OBF	Falling edge of slave's internal write signal ($\overline{\text{WR}}$) when writing to ODR1	Rising edge of host's read signal ($\overline{\text{IOR}}$) when reading ODR1

14.2.6   Input Data Register 2 (IDR2)

Bit	7	6	5	4	3	2	1	0
	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
Initial value	—	—	—	—	—	—	—	—
Slave Read/Write	R	R	R	R	R	R	R	R
Host Read/Write	W	W	W	W	W	W	W	W

IDR2 is an 8-bit read-only register to the slave processor, and an 8-bit write-only register to the host processor. When $\overline{\text{CS}}_2$ is low, information on the host data bus is written into IDR2 at the rising edge of $\overline{\text{IOW}}$. The HA_0 state is also latched into the C/$\overline{\text{D}}$ bit in STR2 to indicate whether the written information is a command or data.

The initial values of IDR2 after a reset or standby are undetermined.

324

HITACHI

14.2.7 Output Data Register 2 (ODR2)

Bit	7	6	5	4	3	2	1	0
	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
Initial value	—	—	—	—	—	—	—	—
Slave Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Host Read/Write	R	R	R	R	R	R	R	R

ODR2 is an 8-bit read/write register to the slave processor, and an 8-bit read-only register to the host processor. The ODR2 contents are output on the host data bus when HA_0 is low, $\overline{CS_2}$ is low, and $\overline{IOR}$ is low.

The initial values of ODR2 after a reset or standby are undetermined.

14.2.8 Status Register 2 (STR2)

Bit	7	6	5	4	3	2	1	0
	DBU	DBU	DBU	DBU	C/$\overline{D}$	DBU	IBF	OBF
Initial value	0	0	0	0	0	0	0	0
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R
Host Read/Write	R	R	R	R	R	R	R	R

STR2 is an 8-bit register that indicates status information during host interface processing. Bits 3, 1, and 0 are read-only bits to both the host and slave processors.

STR2 is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 4 and Bit 2—Defined by User (DBU): The user can use these bits as necessary.

Bit 3—Command/Data (C/$\overline{D}$): Receives the HA_0 input when the host processor writes to IDR2, and indicates whether IDR2 contains data or a command.

Bit 3: C/$\overline{D}$	Description	
0	Contents of IDR2 are data	(Initial value)
1	Contents of IDR2 are a command	

HITACHI

Bit 1—Input Buffer Full (IBF): Set to 1 when the host processor writes to IDR2. This bit is an internal interrupt source to the slave processor. IBF is cleared to 0 when the slave processor reads IDR2.

Bit 1: IBF	Description	
0	This bit is cleared when the slave processor reads IDR2	(Initial value)
1	This bit is set when the host processor writes to IDR2	

Bit 0—Output Buffer Full (OBF): Set to 1 when the slave processor writes to ODR2. Cleared to 0 when the host processor reads ODR2.

Bit 0: OBF	Description	
0	This bit is cleared when the host processor reads ODR2	(Initial value)
1	This bit is set when the slave processor writes to ODR2	

Table 14.4 shows the conditions for setting and clearing the STR2 flags.

Table 14.4   Set/Clear Timing for STR2 Flags

Flag	Setting Condition	Clearing Condition
$C/\overline{D}$	Rising edge of host's write signal ($\overline{IOW}$) when HA_0 is high	Rising edge of host's write signal ($\overline{IOW}$) when HA_0 is low
IBF	Rising edge of host's write signal ($\overline{IOW}$) when writing to IDR2	Falling edge of slave's internal read signal ($\overline{RD}$) when reading IDR2
OBF	Falling edge of slave's internal write signal ($\overline{WR}$) when writing to ODR2	Rising edge of host's read signal ($\overline{IOR}$) when reading ODR2

HITACHI

14.2.9 Serial/Timer Control Register (STCR)

Bit	7	6	5	4	3	2	1	0
	IICS	IICD	IICX	IICE	STAC	MPE	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

STCR is an 8-bit readable/writable register that controls the I^2C bus interface and host interface, controls the SCI operating mode, and selects the TCNT clock source in the 8-bit timers. STCR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 4—I^2C Control (IICS, IICD, IICX, IICE): These bits are used to control the I^2C bus interface. For details, see section 13, I^2C Bus Interface.

Bit 3—Slave Input Switch (STAC): Controls switching of host interface input pins. Settings of this bit are valid only when the host interface is enabled (slave mode).

Bit 3: STAC	Description	
0	In port 8, $P8_5$ switches over to $\overline{CS_2}$, and $P8_4$ to $\overline{IOW}$	(Initial value)
1	In port 9, $P9_1$ switches over to $\overline{EIOW}$, and $P9_0$ to $\overline{ECS_2}$	

Bit 2—Multiprocessor Enable (MPE): Controls the operating mode of SCI0 and SCI1. For details, see section 12, Serial Communication Interface.

Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1, ICSK0): Together with bits CKS2 to CKS0 in TCR, these bits select timer counter clock inputs. For details, see section 9, 8-Bit Timers.

HITACHI

327

14.3 Operation

14.3.1 Host Interface Operation

The host interface is activated by setting the HIE bit (bit 1) to 1 in SYSCR, establishing slave mode. Activation of the host interface (entry to slave mode) appropriates the related I/O lines in port 3 or B (data), port 8 or 9 (control) and port 4 (host interrupt requests) for interface use.

For host interface read/write timing diagrams, see section 23.3.8, Host Interface Timing.

14.3.2 Control States

Table 14.5 indicates the slave operations carried out in response to host interface signals from the host processor.

Table 14.5   Host Interface Operation

$\overline{CS}_2$	$\overline{CS}_1$	$\overline{IOR}$	$\overline{IOW}$	HA_0	Slave Operation
1	0	0	0	0	Prohibited
				1	Prohibited
			1	0	Data read from output data register 1 (ODR1)
				1	Status read from status register 1 (STR1)
		1	0	0	Data write to input data register 1 (IDR1)
				1	Command write to input data register 1 (IDR1)
			1	0	Idle state
				1	Idle state
0	1	0	0	0	Prohibited
				1	Prohibited
			1	0	Data read from output data register 2 (ODR2)
				1	Status read from status register 2 (STR2)
		1	0	0	Data write to input data register 2 (IDR2)
				1	Command write to input data register 2 (IDR2)
			1	0	Idle state
				1	Idle state

HITACHI

14.3.3 A_{20} Gate

The A_{20} gate signal can mask address A_{20} to emulate an addressing mode used by personal computers with an 8086*-family CPU. In slave mode, a regular-speed A_{20} gate signal can be output under software control, or a fast A_{20} gate signal can be output under hardware control. Fast A_{20} gate output is enabled by setting the FGA20E bit (bit 0) to 1 in HICR (H'FFF0).

Note: * Intel microprocessor.

Regular A_{20} Gate Operation: Output of the A_{20} gate signal can be controlled by an H'D1 command followed by data. When the slave processor receives data, it normally uses an interrupt routine activated by the IBF1 interrupt to read IDR1. If the data follows an H'D1 command, software copies bit 1 of the data and outputs it at the gate A_{20} pin (P8$_1$/GA$_{20}$).

Fast A_{20} Gate Operation: When the FGA20E bit is set to 1, P8$_1$/GA$_{20}$ is used for output of a fast A_{20} gate signal. Bit P8$_1$DDR must be set to 1 to assign this pin for output. The initial output from this pin will be a logic 1, which is the initial DR value. Afterward, the host processor can manipulate the output from this pin by sending commands and data. This function is available only when register IDR1 is accessed using $\overline{CS}_1$. Slave logic decodes the commands input from the host processor. When an H'D1 host command is detected, bit 1 of the data following the host command is output from the GA$_{20}$ output pin. This operation does not depend on software or interrupts, and is faster than the regular processing using interrupts. Table 14.6 lists the conditions that set and clear GA$_{20}$ (P8$_1$). Figure 14.2 describes the GA$_{20}$ output in flowchart form. Table 14.7 indicates the GA$_{20}$ output signal values.

Table 14.6 GA$_{20}$ (P8$_1$) Set/Clear Timing

Pin Name	Setting Condition	Clearing Condition
GA$_{20}$ (P8$_1$)	Rising edge of the host's write signal ($\overline{IOW}$) when bit 1 of the written data is 1 and the data follows an H'D1 host command	Rising edge of the host's write signal ($\overline{IOW}$) when bit 1 of the written data is 0 and the data follows an H'D1 host command

HITACHI

Figure 14.2   GA$_{20}$ Output

HITACHI

Table 14.7 Fast A_{20} Gate Output Signal

HA_0	Data/Command	Internal CPU Interrupt Flag	GA_{20} (PB_1)	Remarks
1	H'D1 command	0	Q	Turn-on sequence
0	"1" data[*1]	0	1	
1	H'FF command	0	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence
0	"0" data[*2]	0	0	
1	H'FF command	0	Q (0)	
1	H'D1 command	0	Q	Short turn-on sequence
0	"1" data[*1]	0	1	
1/0	Command other than H'FF and H'D1	1	Q (1)	
1	H'D1 command	0	Q	Short turn-off sequence
0	"0" data[*2]	0	0	
1/0	Command other than H'FF and H'D1	1	Q (0)	
1	H'D1 command	0	Q	Cancelled sequence
1	Command other than H'D1	1	Q	
1	H'D1 command	0	Q	Retriggered sequence
1	H'D1 command	0	Q	
1	H'D1 command	0	Q	Consecutively executed sequences
0	Any data	0	1/0	
1	H'D1 command	0	Q (1/0)	

Notes: *1 Arbitrary data with bit 1 set to 1.

*2 Arbitrary data with bit 1 cleared to 0.

HITACHI

14.4 Interrupts

14.4.1 IBF1, IBF2

The host interface can request two interrupts to the slave CPU: IBF1 and IBF2. They are input buffer full interrupts for input data registers IDR1 and IDR2 respectively. Each interrupt is enabled when the corresponding enable bit is set (table 14.8).

Table 14.8 Input Buffer Full Interrupts

Interrupt	Description
IBF1	Requested when IBFIE1 is set to 1 and IDR1 is full
IBF2	Requested when IBFIE2 is set to 1 and IDR2 is full

14.4.2 $HIRQ_{11}$, $HIRQ_1$, and $HIRQ_{12}$

In slave mode (when HIE = 1 in SYSCR), three bits in the port 4 data register (P4DR) can be used as host interrupt request latches.

These three P4DR bits are cleared to 0 by the host processor's read signal ($\overline{IOR}$). If $\overline{CS_1}$ and HA_0 are low, when $\overline{IOR}$ goes low and the host reads ODR1, $HIRQ_1$ and $HIRQ_{12}$ are cleared to 0. If $\overline{CS_2}$ and HA_0 are low, when $\overline{IOR}$ goes low and the host reads ODR2, $HIRQ_{11}$ is cleared to 0. To generate a host interrupt request, normally on-chip software writes 1 to the corresponding bit. In processing the interrupt, the host's interrupt-handling routine reads the output data register (ODR1 or ODR2), and this clears the host interrupt latch to 0.

Table 14.9 indicates how these bits are set and cleared. Figure 14.3 shows the processing in flowchart form.

Table 14.9 Host Interrupt Set/Clear Conditions

Host Interrupt Signal	Setting Condition	Clearing Condition
$HIRQ_{11}$ ($P4_3$)	Slave CPU reads 0 from P4DR bit 3, then writes 1	Slave CPU writes 0 in P4DR bit 3, or host reads output data register 2
$HIRQ_1$ ($P4_4$)	Slave CPU reads 0 from P4DR bit 4, then writes 1	Slave CPU writes 0 in P4DR bit 4, or host reads output data register 1
$HIRQ_{12}$ ($P4_5$)	Slave CPU reads 0 from P4DR bit 5, then writes 1	Slave CPU writes 0 in P4DR bit 5, or host reads output data register 1

HITACHI

Figure 14.3   HIRQ Output Flowchart

14.5   Application Note

The host interface provides buffering of asynchronous data from the host and slave processors, but an interface protocol must be followed to implement necessary functions and avoid data contention. For example, if the host and slave processors try to access the same input or output data register simultaneously, the data will be corrupted. Interrupts can be used to design a simple and effective protocol.

HITACHI

334

HITACHI

Section 15   A/D Converter

15.1   Overview

The H8/3437 Series includes a 10-bit successive-approximations A/D converter with a selection of up to eight analog input channels.

15.1.1   Features

A/D converter features are listed below.

- 10-bit resolution
- Eight input channels
- Selectable analog conversion voltage range

  The analog voltage conversion range can be programmed by input of an analog reference voltage at the AV_{ref} pin.
- High-speed conversion

  Conversion time: minimum 8.4 μs per channel (with 16-MHz system clock)
- Two conversion modes

  Single mode: A/D conversion of one channel

  Scan mode: continuous conversion on one to four channels
- Four 16-bit data registers

  A/D conversion results are transferred for storage into data registers corresponding to the channels.
- Sample-and-hold function
- A/D conversion can be externally triggered
- A/D interrupt requested at end of conversion

  At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.

HITACHI

15.1.2　Block Diagram

Figure 15.1 shows a block diagram of the A/D converter.

Figure 15.1　A/D Converter Block Diagram

Legend:
ADCR:　A/D control register
ADCSR:　A/D control/status register
ADDRA:　A/D data register A
ADDRB:　A/D data register B
ADDRC:　A/D data register C
ADDRD:　A/D data register D

HITACHI

15.1.3　Input Pins

Table 15.1 lists the A/D converter's input pins. The eight analog input pins are divided into two groups: group 0 (AN_0 to AN_3), and group 1 (AN_4 to AN_7). AV_{CC} and AV_{SS} are the power supply for the analog circuits in the A/D converter. AV_{ref} is the A/D conversion reference voltage.

Table 15.1　A/D Converter Pins

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AV_{CC}	Input	Analog power supply
Analog ground pin	AV_{SS}	Input	Analog ground and reference voltage
Reference voltage pin	AV_{ref}	Input	Analog reference voltage
Analog input pin 0	AN_0	Input	Group 0 analog inputs
Analog input pin 1	AN_1	Input	
Analog input pin 2	AN_2	Input	
Analog input pin 3	AN_3	Input	
Analog input pin 4	AN_4	Input	Group 1 analog inputs
Analog input pin 5	AN_5	Input	
Analog input pin 6	AN_6	Input	
Analog input pin 7	AN_7	Input	
A/D external trigger input pin	$\overline{ADTRG}$	Input	External trigger input for starting A/D conversion

HITACHI

15.1.4 Register Configuration

Table 15.2 summarizes the A/D converter's registers.

Table 15.2 A/D Converter Registers

Name	Abbreviation	R/W	Initial Value	Address
A/D data register A (high)	ADDRAH	R	H'00	H'FFE0
A/D data register A (low)	ADDRAL	R	H'00	H'FFE1
A/D data register B (high)	ADDRBH	R	H'00	H'FFE2
A/D data register B (low)	ADDRBL	R	H'00	H'FFE3
A/D data register C (high)	ADDRCH	R	H'00	H'FFE4
A/D data register C (low)	ADDRCL	R	H'00	H'FFE5
A/D data register D (high)	ADDRDH	R	H'00	H'FFE6
A/D data register D (low)	ADDRDL	R	H'00	H'FFE7
A/D control/status register	ADCSR	R/(W)*	H'00	H'FFE8
A/D control register	ADCR	R/W	H'7F	H'FFE9

Note: * Only 0 can be written in bit 7, to clear the flag.

HITACHI

15.2 Register Descriptions

15.2.1 A/D Data Registers A to D (ADDRA to ADDRD)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRn	AD9	AD8	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bits 15 to 6—A/D Conversion Data (AD9 to AD0): 10-bit data giving an A/D conversion result.

Bits 5 to 0—Reserved: These bits cannot be modified and are always read as 0.

The four A/D data registers (ADDRA to ADDRD) are 16-bit read-only registers that store the results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the A/D data register corresponding to the selected channel. The upper 8 bits of the result are stored in the upper byte of the A/D data register. The lower 2 bits are stored in the lower byte. Bits 5 to 0 of an A/D data register are reserved bits that always read 0. Table 15.3 indicates the pairings of analog input channels and A/D data registers.

The CPU can always read the A/D data registers. The upper byte can be read directly, but the lower byte is read through a temporary register (TEMP). For details see section 15.3, CPU Interface.

The A/D data registers are initialized to H'0000 by a reset and in standby mode.

Table 15.3   Analog Input Channels and A/D Data Registers

Analog Input Channel		A/D Data Register
Group 0	Group 1	
AN_0	AN_4	ADDRA
AN_1	AN_5	ADDRB
AN_2	AN_6	ADDRC
AN_3	AN_7	ADDRD

339

HITACHI

15.2.2 A/D Control/Status Register (ADCSR)

Bit	7	6	5	4	3	2	1	0
	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written, to clear the flag.

ADCSR is an 8-bit readable/writable register that selects the mode and controls the A/D converter. ADCSR is initialized to H'00 by a reset and in standby mode.

Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.

Bit 7: ADF	Description	
0	Clearing condition: Cleared by reading ADF while ADF = 1, then writing 0 in ADF	(Initial value)
1	Setting conditions: 1. Single mode: A/D conversion ends 2. Scan mode: A/D conversion ends in all selected channels	

Bit 6—A/D Interrupt Enable (ADIE): Enables or disables the interrupt (ADI) requested at the end of A/D conversion.

Bit 6: ADIE	Description	
0	A/D end interrupt request (ADI) is disabled	(Initial value)
1	A/D end interrupt request (ADI) is enabled	

Bit 5—A/D Start (ADST): Starts or stops A/D conversion. The ADST bit remains set to 1 during A/D conversion. It can also be set to 1 by external trigger input at the $\overline{\text{ADTRG}}$ pin.

Bit 5: ADST	Description	
0	A/D conversion is stopped	(Initial value)
1	1. Single mode: A/D conversion starts; ADST is automatically cleared to 0 when conversion ends 2. Scan mode: A/D conversion starts and continues, cycling among the selected channels, until ADST is cleared to 0 by software, by a reset, or by a transition to standby mode	

HITACHI

Bit 4—Scan Mode (SCAN): Selects single mode or scan mode. For further information on operation in these modes, see section 15.4, Operation. Clear the ADST bit to 0 before switching the conversion mode.

Bit 4: SCAN	Description	
0	Single mode	(Initial value)
1	Scan mode	

Bit 3—Clock Select (CKS): Selects the A/D conversion time. When $\phi_P = \phi/2$, the conversion time doubles. Clear the ADST bit to 0 before switching the conversion time.

Bit 3: CKS	Description	
0	Conversion time = 266 states (maximum) (when $\phi_P = \phi$)	(Initial value)
1	Conversion time = 134 states (maximum) (when $\phi_P = \phi$)	

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): These bits and the SCAN bit select the analog input channels. Clear the ADST bit to 0 before changing the channel selection.

Group Selection	Channel Selection		Description	
CH2	CH1	CH0	Single Mode	Scan Mode
0	0	0	AN_0 (initial value)	AN_0
		1	AN_1	AN_0, AN_1
	1	0	AN_2	AN_0 to AN_2
		1	AN_3	AN_0 to AN_3
1	0	0	AN_4	AN_4
		1	AN_5	AN_4, AN_5
	1	0	AN_6	AN_4 to AN_6
		1	AN_7	AN_4 to AN_7

341

HITACHI

15.2.3 A/D Control Register (ADCR)

Bit	7	6	5	4	3	2	1	0
	TRGE	—	—	—	—	—	—	—
Initial value	0	1	1	1	1	1	1	1
Read/Write	R/W	—	—	—	—	—	—	—

ADCR is an 8-bit readable/writable register that enables or disables external triggering of A/D conversion. ADCR is initialized to H'7F by a reset and in standby mode.

Bit 7—Trigger Enable (TRGE): Enables or disables external triggering of A/D conversion.

Bit 7: TRGE	Description	
0	A/D conversion cannot be externally triggered	(Initial value)
1	Enables start of A/D conversion by the external trigger input ($\overline{\text{ADTRG}}$). (A/D conversion can be started either by an external trigger or by software.)	

Bits 6 to 0—Reserved: These bits cannot be modified, and are always read as 1.

15.3 CPU Interface

ADDRA to ADDRD are 16-bit registers, but they are connected to the CPU by an 8-bit data bus. Therefore, although the upper byte can be be accessed directly by the CPU, the lower byte is read through an 8-bit temporary register (TEMP).

An A/D data register is read as follows. When the upper byte is read, the upper-byte value is transferred directly to the CPU and the lower-byte value is transferred into TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading an A/D data register, always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 15.2 shows the data flow for access to an A/D data register.

HITACHI

Figure 15.2 A/D Data Register Access Operation (Reading H'AA40)

343

HITACHI

15.4 Operation

The A/D converter operates by successive approximations with 10-bit resolution. It has two operating modes: single mode and scan mode.

15.4.1 Single Mode (SCAN = 0)

Single mode should be selected when only one A/D conversion on one channel is required. A/D conversion starts when the ADST bit is set to 1 by software, or by external trigger input. The ADST bit remains set to 1 during A/D conversion and is automatically cleared to 0 when conversion ends.

When conversion ends the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI interrupt is requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in ADF.

When the mode or analog input channel must be switched during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the mode or channel is changed.

Typical operations when channel 1 (AN_1) is selected in single mode are described next. Figure 15.3 shows a timing diagram for this example.

1. Single mode is selected (SCAN = 0), input channel AN_1 is selected (CH2 = CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).

2. When A/D conversion is completed, the result is transferred into ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.

3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.

4. The A/D interrupt handling routine starts.

5. The routine reads ADCSR, then writes 0 in the ADF flag.

6. The routine reads and processes the conversion result (ADDRB).

7. Execution of the A/D interrupt handling routine ends.
   After that, if the ADST bit is set to 1, A/D conversion starts again and steps 2 to 7 are repeated.

344

HITACHI

Figure 15.3 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)

345

HITACHI

15.4.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the ADST bit is set to 1 by software or external trigger input, A/D conversion starts on the first channel in the group (AN_0 when CH2 = 0, AN_4 when CH2 = 1). When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN_1 or AN_5) starts immediately. A/D conversion continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the A/D data registers corresponding to the channels.

When the mode or analog input channel selection must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels in group 0 (AN_0 to AN_2) are selected in scan mode are described next. Figure 15.4 shows a timing diagram for this example.

1. Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog input channels AN_0 to AN_2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1).

2. When A/D conversion of the first channel (AN_0) is completed, the result is transferred into ADDRA. Next, conversion of the second channel (AN_1) starts automatically.

3. Conversion proceeds in the same way through the third channel (AN_2).

4. When conversion of all selected channels (AN_0 to AN_2) is completed, the ADF flag is set to 1 and conversion of the first channel (AN_0) starts again. If the ADIE bit is set to 1, an ADI interrupt is requested at this time.

5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN_0).

346

HITACHI

Figure 15.4   Example of A/D Converter Operation (Scan Mode, Channels AN$_0$ to AN$_2$ Selected)

347

HITACHI

15.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time t_D after the ADST bit is set to 1, then starts conversion. Figure 15.5 shows the A/D conversion timing. Table 15.4 indicates the A/D conversion time.

As indicated in figure 15.5, the A/D conversion time includes t_D and the input sampling time. The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 15.4.

In scan mode, the values given in table 15.4 apply to the first conversion. In the second and subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 states when CKS = 1 (when $\phi_P = \phi$).

Legend:
(1):   ADCSR write cycle
(2):   ADCSR address
t_D: Synchronization delay
t_{SPL}:   Input sampling time
t_{CONV}: A/D conversion time

Figure 15.5   A/D Conversion Timing

348

HITACHI

Table 15.4 A/D Conversion Time (Single Mode)

	Symbol	CKS = 0			CKS = 1		
		Min	Typ	Max	Min	Typ	Max
Synchronization delay	t_D	10	—	17	6	—	9
Input sampling time*	t_{SPL}	—	80	—	—	40	—
A/D conversion time*	t_{CONV}	259	—	266	131	—	134

Note: Values in the table are numbers of states.

* Values for when $\phi_P = \phi$. When $\phi_P = \phi/2$, values are double those given in the table.

15.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGE bit is set to 1 in ADCR, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A high-to-low transition at the $\overline{\text{ADTRG}}$ pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as if the ADST bit had been set to 1 by software. Figure 15.6 shows the timing.

Figure 15.6 External Trigger Input Timing

HITACHI

15.5   Interrupts

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The ADI interrupt request can be enabled or disabled by the ADIE bit in ADCSR.

15.6   Application Notes

When using the A/D converter, note the following points.

Setting Ranges of Analog Power Supply and Other Pins:
1. Analog Input Voltage Range

    During A/D conversion, the voltages input to the analog input pins AN_n should be in the range $AV_{SS} \leq AN_n \leq AV_{ref}$. (n = 0 to 7)
2. AV_{CC} and AV_{SS} Input Voltages

    AV_{SS} should be equal to V_{SS}. If the A/D converter is not used, the values should be $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$
3. AV_{ref} Input Range

    The analog reference voltage input at the AV_{ref} pin should be in the range $AV_{ref} \leq AV_{CC}$. If the A/D converter is not used, the value should be $AV_{ref} = V_{CC}$.

Notes on Board Design: In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Also, digital circuitry must be isolated from the analog input signals (AN_0 to AN_7), analog reference voltage (AV_{ref}), and analog power supply (AV_{CC}) by the analog ground (AV_{SS}). The analog ground (AV_{SS}) should be connected to a stable digital ground (V_{SS}) at one point on the board.

Notes on Noise Countermeasures: A protection circuit connected to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN_0 to AN_7) or analog reference power supply pin (AV_{ref}) should be connected between AV_{CC} and AV_{SS} as shown in figure 15.7.

Also, the bypass capacitors connected to AV_{CC}, AV_{ref} and the filter capacitor connected to AN_0 to AN_7 must be connected to AV_{SS}.

If a filter capacitor is connected as shown in figure 15.7, the input currents at the analog input pins (AN_0 to AN_7) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance

350

HITACHI

(R_{in}), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.

Figure 15.7   Example of Analog Input Protection Circuit

A/D Conversion Precision Definitions: The H8/3437 Series A/D conversion precision definitions are given below.

- Resolution

    The number of A/D converter digital output codes

- Offset error

    The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'000) to B'0000000001 (H'001) (see figure 15.9).

- Full-scale error

    The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'1111111110 (H'3FE) to B'1111111111 (H'3FF) (see figure 15.9).

351

HITACHI

- Quantization error

  The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 15.8).

- Nonlinearity error

  The error with respect to the ideal A/D conversion characteristic between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error.

- Absolute precision

  The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.

Figure 15.8   A/D Conversion Precision Definitions (1)

352

HITACHI

Figure 15.9   A/D Conversion Precision Definitions (2)

HITACHI

Permissible Signal Source Impedance: H8S/2148 Series and H8S/2144 Series analog input is designed so that conversion precision is guaranteed for an input signal for which the signal source impedance is 10 kΩ or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 kΩ, charging may be insufficient and it may not be possible to guarantee the A/D conversion precision.

However, if a large capacitance is provided externally, the input load will essentially comprise only the internal input resistance of 10 kΩ, and the signal source impedance is ignored.

But since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/μsec or greater).

When converting a high-speed analog signal, a low-impedance buffer should be inserted.

Influences on Absolute Precision: Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AV_{SS}.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.

Figure 15.10   Example of Analog Input Circuit

354

HITACHI

Section 16   D/A Converter

16.1   Overview

The H8/3437 Series has an on-chip D/A converter module with two channels.

16.1.1   Features

Features of the D/A converter module are listed below.

- Eight-bit resolution
- Two-channel output
- Maximum conversion time: 10 μs (with 20-pF load capacitance)
- Output voltage: 0 V to AV_{ref}

HITACHI

16.1.2   Block Diagram

Figure 16.1 shows a block diagram of the D/A converter.

Figure 16.1   D/A Converter Block Diagram

356

HITACHI

16.1.3 Input and Output Pins

Table 16.1 lists the input and output pins used by the D/A converter module.

Table 16.1 Input and Output Pins of D/A Converter Module

Name	Abbreviation	I/O	Function
Reference voltage pin	AV_{ref}	Input	Reference voltage for analog circuits
Analog supply voltage	AV_{CC}	Input	Power supply for analog circuits
Analog ground	AV_{SS}	Input	Ground and reference voltage for analog circuits
Analog output 0	DA_0	Output	Analog output channel 0
Analog output 1	DA_1	Output	Analog output channel 1

16.1.4 Register Configuration

Table 16.2 lists the three registers of the D/A converter module.

Table 16.2 D/A Converter Registers

Name	Abbreviation	R/W	Initial Value	Address
D/A data register 0	DADR0	R/W	H'00	H'FFF8
D/A data register 1	DADR1	R/W	H'00	H'FFF9
D/A control register	DACR	R/W	H'1F	H'FFFA

357

HITACHI

16.2   Register Descriptions

16.2.1   D/A Data Registers 0 and 1 (DADR0, DADR1)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

D/A data registers 0 and 1 (DADR0 and DADR1) are 8-bit readable and writable registers that store data to be converted. When analog output is enabled, the value in the D/A data register is converted and output continuously at the analog output pin.

The D/A data registers are initialized to H'00 by a reset and in the standby modes.

16.2.2   D/A Control Register (DACR)

Bit	7	6	5	4	3	2	1	0
	DAOE1	DAOE0	DAE	—	—	—	—	—
Initial value	0	0	0	1	1	1	1	1
Read/Write	R/W	R/W	R/W	—	—	—	—	—

DACR is an 8-bit readable and writable register that controls the operation of the D/A converter module.

DACR is initialized to H'1F by a reset and in the standby modes.

Bit 7—D/A Output Enable 1 (DAOE1): Controls analog output from the D/A converter.

Bit 7: DAOE1	Description
0	Analog output at DA_1 is disabled.
1	D/A conversion is enabled on channel 1. Analog output is enabled at DA_1.

358

HITACHI

Bit 6—D/A Output Enable 0 (DAOE0): Controls analog output from the D/A converter.

Bit 6: DAOE0	Description
0	Analog output at DA_0 is disabled.
1	D/A conversion is enabled on channel 0. Analog output is enabled at DA_0.

Bit 5—D/A Enable (DAE): Controls D/A conversion, in combination with bits DAOE0 and DAOE1. D/A conversion is controlled independently on channels 0 and 1 when DAE = 0. Channels 0 and 1 are controlled together when DAE = 1.

The decision to output the converted results is always controlled independently by DAOE0 and DAOE1.

Bit 7: DAOE1	Bit 6: DAOE0	Bit 5: DAE	D/A Conversion
0	0	—	Disabled on channels 0 and 1.
	1	0	Enabled on channel 0. Disabled on channel 1.
		1	Enabled on channels 0 and 1.
1	0	0	Disabled on channel 0. Enabled on channel 1.
		1	Enabled on channels 0 and 1.
	1	—	Enabled on channels 0 and 1.

When the DAE bit is set to 1, analog power supply current drain is the same as during A/D and D/A conversion, even if the DAOE0 and DAOE1 bits in DACR and the ADST bit in ADSCR are cleared to 0.

Bits 4 to 0—Reserved: These bits cannot be modified and are always read as 1.

HITACHI

16.3   Operation

The D/A converter module has two built-in D/A converter circuits that can operate independently.

D/A conversion is performed continuously whenever enabled by the D/A control register. When a new value is written in DADR0 or DADR1, conversion of the new value begins immediately. The converted result is output by setting the DAOE0 or DAOE1 bit to 1.

An example of conversion on channel 0 is given next. Figure 16.2 shows the timing.

1. Software writes the data to be converted in DADR0.

2. D/A conversion begins when the DAOE0 bit in DACR is set to 1. After a conversion delay, analog output appears at the DA0 pin. The output value is $AV_{ref} \times (DADR0\ value)/256$.
    This output continues until a new value is written in DADR0 or the DAOE0 bit is cleared to 0.

3. If a new value is written in DADR0, conversion begins immediately. Output of the converted result begins after the conversion delay time.

4. When the DAOE0 bit is cleared to 0, DA0 becomes an input pin.

Figure 16.2   D/A Conversion (Example)

360

HITACHI

Section 17   RAM

17.1   Overview

The H8/3437 and H8/3436 have 2 kbytes of on-chip static RAM. The H8/3434 has 1 kbyte. The RAM is connected to the CPU by a 16-bit data bus. Both byte and word access to the on-chip RAM are performed in two states, enabling rapid data transfer and instruction execution.

The on-chip RAM is assigned to addresses H'F780 to H'FF7F in the address space of the H8/3437 and H8/3436, and addresses H'FB80 to H'FF7F in the address space of the H8/3434. The RAME bit in the system control register (SYSCR) can enable or disable the on-chip RAM.

17.1.1   Block Diagram

Figure 17.1 is a block diagram of the on-chip RAM.

Figure 17.1   Block Diagram of On-Chip RAM (H8/3437)

361

HITACHI

17.1.2 RAM Enable Bit (RAME) in System Control Register (SYSCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. See section 3.2, System Control Register (SYSCR), for the other SYSCR bits.

Bit 0—RAM Enable (RAME): This bit enables or disables the on-chip RAM. The RAME bit is initialized to 1 on the rising edge of the $\overline{\text{RES}}$ signal. The RAME bit is not initialized in software standby mode.

Bit 0: RAME	Description	
0	On-chip RAM is disabled.	
1	On-chip RAM is enabled.	(Initial value)

17.2 Operation

17.2.1 Expanded Modes (Modes 1 and 2)

If the RAME bit is set to 1, accesses to addresses H'F780 to H'FF7F in the H8/3437 and H8/3436 and addresses H'FB80 to H'FF7F in the H8/3434 are directed to the on-chip RAM. If the RAME bit is cleared to 0, accesses to these addresses are directed to the external data bus.

17.2.2 Single-Chip Mode (Mode 3)

If the RAME bit is set to 1, accesses to addresses H'F780 to H'FF7F in the H8/3437 and H8/3436 and addresses H'FB80 to H'FF7F in the H8/3434 are directed to the on-chip RAM.

If the RAME bit is cleared to 0, the on-chip RAM data cannot be accessed. Attempted write access has no effect. Attempted read access always results in H'FF data being read.

Notes: 1. When $V_{CC} \geq V_{RAM}$, on-chip RAM values can be retained by using the specified method. See section 21.4.1 and Appendix E for details.

2. On-chip RAM values are not guaranteed if power is turned off, then on again, in any state.

3. When specific bits in RAM are used as control bits, initial values must be set after powering on.

HITACHI

Section 18   ROM (Mask ROM Version/ZTAT Version)

18.1   Overview

The size of the on-chip ROM is 60 kbytes in the H8/3437, 48 kbytes in the H8/3436, and 32 kbytes in the H8/3434. The on-chip ROM is connected to the CPU via a 16-bit data bus. Both byte data and word data are accessed in two states, enabling rapid data transfer.

The on-chip ROM is enabled or disabled depending on the inputs at the mode pins (MD_1 and MD_0). See table 18.1.

Table 18.1   On-Chip ROM Usage in Each MCU Mode

	Mode Pins		
Mode	MD_1	MD_0	On-Chip ROM
Mode 1 (expanded mode)	0	1	Disabled (external addresses)
Mode 2 (expanded mode)	1	0	Enabled
Mode 3 (single-chip mode)	1	1	Enabled

The PROM versions (H8/3437 ZTAT and H8/3434 ZTAT) and flash-memory version (H8/3437 F-ZTAT and H8/3434 F-ZTAT) can be set to writer mode and programmed with a general-purpose PROM programmer. In the H8/3437, the accessible ROM addresses are H'0000 to H'EF7F (61,312 bytes) in mode 2, and H'0000 to H'F77F (63,360 bytes) in mode 3. For details, see section 3, MCU Operating Modes and Address Space.

HITACHI

18.1.1 Block Diagram

Figure 18.1 is a block diagram of the on-chip ROM.

Figure 18.1   Block Diagram of On-Chip ROM (H8/3437 Single-Chip Mode)

18.2   Writer Mode (H8/3437, H8/3434)

18.2.1   Writer Mode Setup

In writer mode the PROM versions of the H8/3437 and H8/3434 suspend the usual microcomputer functions to allow the on-chip PROM to be programmed. The programming method is the same as for the HN27C101.

To select writer mode, apply the signal inputs listed in table 18.2.

Table 18.2   Selection of Writer Mode

Pin	Input
Mode pin MD_1	Low
Mode pin MD_0	Low
$\overline{STBY}$ pin	Low
Pins $P6_3$ and $P6_4$	High

364

HITACHI

18.2.2 Socket Adapter Pin Assignments and Memory Map

The H8/3437 and H8/3434 can be programmed with a general-purpose PROM programmer by using a socket adapter to change the pin-out to 32 pins. See table 18.3. The same socket adapter can be used for both the H8/3437 and H8/3434. Figure 18.2 shows the socket adapter pin assignments.

Table 18.3   Socket Adapter

Package	Socket Adapter
100-pin QFP	HS3437ESHS1H
100-pin TQFP	HS3437ESNS1H

The PROM size is 60 kbytes for the H8/3437 and 32 kbytes for the H8/3434. Figures 18.3 and 18.4 show memory maps of the H8/3437 and H8/3434 in writer mode. H'FF data should be specified for unused address areas in the on-chip PROM.

When programming with a PROM programmer, limit the program address range to H'0000 to H'F77F for the H8/3437 and H'0000 to H'7FFF for the H8/3434. Specify H'FF data for addresses H'F780 and above (H8/3437) or H'8000 and above (H8/3434). If these addresses are programmed by mistake, it may become impossible to program or verify the PROM data. The same problem may occur if an attempt is made to program the chip in page programming mode. Note that the PROM versions are one-time programmable (OTP) microcomputers, packaged in plastic packages, and cannot be reprogrammed.

HITACHI

FP-100B, TFP-100B	Pin			Pin	HN27C101 (32 pins)
1	$\overline{RES}$			V_{PP}	1
7	$\overline{NMI}$			EA_9	26
82	$P3_0$			EO_0	13
83	$P3_1$			EO_1	14
84	$P3_2$			EO_2	15
85	$P3_3$			EO_3	17
86	$P3_4$			EO_4	18
87	$P3_5$			EO_5	19
88	$P3_6$			EO_6	20
89	$P3_7$			EO_7	21
79	$P1_0$			EA_0	12
78	$P1_1$			EA_1	11
77	$P1_2$			EA_2	10
76	$P1_3$			EA_3	9
75	$P1_4$			EA_4	8
74	$P1_5$			EA_5	7
73	$P1_6$			EA_6	6
72	$P1_7$			EA_7	5
67	$P2_0$			EA_8	27
66	$P2_1$			$\overline{OE}$	24
65	$P2_2$			EA_{10}	23
64	$P2_3$			EA_{11}	25
63	$P2_4$			EA_{12}	4
62	$P2_5$			EA_{13}	28
61	$P2_6$			EA_{14}	29
60	$P2_7$			$\overline{CE}$	22
25	$P9_0$			EA_{16}	2
24	$P9_1$			EA_{15}	3
23	$P9_2$			$\overline{PGM}$	31
29	$P6_3$			V_{CC}	32
32	$P6_4$				
37	AV_{CC}				
36	AV_{ref}				
4	$V_{CC}B$				
9	V_{CC}				
59	V_{CC}				
6	MD_0			V_{SS}	16
5	MD_1				
8	$\overline{STBY}$				
46	AV_{SS}				
15	V_{SS}				
70	V_{SS}				
71	V_{SS}				
92	V_{SS}				

H8/3437, H8/3434 — EPROM Socket

Legend:

V_{PP}: Programming power supply (12.5 V)

EO_7 to EO_0: Data input/output

EA_{16} to EA_0: Address input

$\overline{OE}$: Output enable

$\overline{CE}$: Chip enable

$\overline{PGM}$: Program enable

Note: All pins not listed in this figure should be left open.

Figure 18.2   Socket Adapter Pin Assignments

366

HITACHI

Address in MCU mode   Address in writer mode

H'0000   H'0000

On-chip
PROM

H'F77F   H'F77F

Undetermined
value output*

                                        H'1FFFF

Note: * If this address area is read in writer mode, the output data is not guaranteed.

Figure 18.3 H8/3437 Memory Map in Writer Mode

Address in MCU mode   Address in writer mode

H'0000   H'0000

On-chip
PROM

H'7FFF   H'7FFF

Undetermined
value output*

                                        H'1FFFF

Note: * If this address area is read in writer mode, the output data is not guaranteed.

Figure 18.4 H8/3434 Memory Map in Writer Mode

HITACHI

18.3 PROM Programming

The write, verify, and other sub-modes of the writer mode are selected as shown in table 18.4.

Table 18.4 Selection of Sub-Modes in Writer Mode

Sub-Mode	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	V_{PP}	V_{CC}	EO_7 to EO_0	EA_{16} to EA_0
Write	Low	High	Low	V_{PP}	V_{CC}	Data input	Address input
Verify	Low	Low	High	V_{PP}	V_{CC}	Data output	Address input
Programming inhibited	Low Low High High	Low High Low High	Low High Low High	V_{PP}	V_{CC}	High impedance	Address input

The H8/3437 and H8/3434 PROM have the same standard read/write specifications as the HN27C101 EPROM. Page programming is not supported, however, so do not select page programming mode. PROM programmers that provide only page programming cannot be used. When selecting a PROM programmer, check that it supports a byte-at-a-time high-speed programming mode. Be sure to set the address range to H'0000 to H'F77F for the H8/3437, and to H'0000 to H'7FFF for the H8/3434.

18.3.1 Programming and Verification

An efficient, high-speed programming procedure can be used to program and verify PROM data. This procedure programs data quickly without subjecting the chip to voltage stress and without sacrificing data reliability. It leaves the data H'FF in unused addresses.

Figure 18.5 shows the basic high-speed programming flowchart.

Tables 18.5 and 18.6 list the electrical characteristics of the chip in writer mode. Figure 18.6 shows a program/verify timing chart.

368

HITACHI

Figure 18.5   High-Speed Programming Flowchart

HITACHI

Table 18.5   DC Characteristics

(when $V_{CC} = 6.0$ V ± 0.25 V, $V_{PP} = 12.5$ V ± 0.3 V, $V_{SS} = 0$ V, Ta = 25˚C ± 5˚C)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input high voltage	EO_7–EO_0, EA_{16}–EA_0, $\overline{OE}, \overline{CE}, \overline{PGM}$	V_{IH}	2.4	—	$V_{CC} + 0.3$	V	
Input low voltage	$EO_7 - EO_0$, $EA_{16} - EA_0$, $\overline{OE}, \overline{CE}, \overline{PGM}$	V_{IL}	−0.3	—	0.8	V	
Output high voltage	EO_7–EO_0	V_{OH}	2.4	—	—	V	$I_{OH} = -200$ µA
Output low voltage	EO_7–EO_0	V_{OL}	—	—	0.45	V	$I_{OL} = 1.6$ mA
Input leakage current	$EO_7 - EO_0$, $EA_{16} - EA_0$, $\overline{OE}, \overline{CE}, \overline{PGM}$	$|I_{LI}|$	—	—	2	µA	$V_{in} = 5.25$ V/0.5 V
V_{CC} current		I_{CC}	—	—	40	mA	
V_{PP} current		I_{PP}	—	—	40	mA	

370

HITACHI

Table 18.6 AC Characteristics

(when V_{CC} = 6.0 V ±0.25 V, V_{PP} = 12.5 V ±0.3 V, Ta = 25°C ±5°C)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Address setup time	t_{AS}	2	—	—	µs	See figure 18.6*
$\overline{OE}$ setup time	t_{OES}	2	—	—	µs	
Data setup time	t_{DS}	2	—	—	µs	
Address hold time	t_{AH}	0	—	—	µs	
Data hold time	t_{DH}	2	—	—	µs	
Data output disable time	t_{DF}	—	—	130	ns	
V_{PP} setup time	t_{VPS}	2	—	—	µs	
Program pulse width	t_{PW}	0.19	0.20	0.21	ms	
$\overline{OE}$ pulse width for overwrite-programming	t_{OPW}	0.19	—	5.25	ms	
V_{CC} setup time	t_{VCS}	2	—	—	µs	
$\overline{CE}$ setup time	t_{CES}	2	—	—	µs	
Data output delay time	t_{OE}	0	—	150	ns	

Note: *   Input pulse level: 0.8 V to 2.2 V

Input rise/fall time ≤ 20 ns

Timing reference levels: input—1.0 V, 2.0 V; output—0.8 V, 2.0 V

371

HITACHI

Figure 18.6 PROM Program/Verify Timing

HITACHI

18.3.2 Notes on Programming

(1) A PROM programmer that does not allow start address setting cannot be used. If such a PROM programmer is used, it will not be possible to perform verification at addresses H'10002, H'10003, H'10004, and so on. Therefore a PROM programmer that allows address setting must be used.

(2) Program with the specified voltages and timing. The programming voltage (V_{PP}) is 12.5 V.

Caution: Applied voltages in excess of the specified values can permanently destroy the chip. Be particularly careful about the PROM programmer's overshoot characteristics.

If the PROM programmer is set to HN27C101 specifications, V_{PP} will be 12.5 V.

(3) Before writing data, check that the socket adapter and chip are correctly mounted in the PROM writer. Overcurrent damage to the chip can result if the index marks on the PROM programmer, socket adapter, and chip are not correctly aligned.

(4) Don't touch the socket adapter or chip while writing. Touching either of these can cause contact faults and write errors.

(5) Page programming is not supported. Do not select page programming mode.

(6) The H8/3437 PROM size is 60 kbytes. The H8/3434 PROM size is 32 kbytes. Set the address range to H'0000 to H'F77F for the H8/3437, and to H'0000 to H'7FFF for the H8/3434. When programming, specify H'FF data for unused address areas (H'F780 to H'1FFFF in the H8/3437, H'8000 to H'1FFFF in the H8/3434).

HITACHI

18.3.3 Reliability of Programmed Data

An effective way to assure the data holding characteristics of the programmed chips is to bake them at 150˚C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 18.7 shows the recommended screening procedure.

Figure 18.7   Recommended Screening Procedure

If a series of write errors occurs while the same PROM programmer is in use, stop programming and check the PROM programmer and socket adapter for defects.

Please inform Hitachi of any abnormal conditions noted during programming or in screening of program data after high-temperature baking.

HITACHI

Section 19 ROM
(32-kbyte Dual-Power-Supply Flash Memory Version)

19.1 Flash Memory Overview

19.1.1 Flash Memory Operating Principle

Table 19.1 illustrates the principle of operation of the H8/3434F's on-chip flash memory.

Like EPROM, flash memory is programmed by applying a high gate-to-drain voltage that draws hot electrons generated in the vicinity of the drain into a floating gate. The threshold voltage of a programmed memory cell is therefore higher than that of an erased cell. Cells are erased by grounding the gate and applying a high voltage to the source, causing the electrons stored in the floating gate to tunnel out. After erasure, the threshold voltage drops. A memory cell is read like an EPROM cell, by driving the gate to the high level and detecting the drain current, which depends on the threshold voltage. Erasing must be done carefully, because if a memory cell is overerased, its threshold voltage may become negative, causing the cell to operate incorrectly.

Section 19.4.6 shows an optimal erase control flowchart and sample program.

Table 19.1 Principle of Memory Cell Operation

HITACHI

19.1.2 Mode Programming and Flash Memory Address Space

As its on-chip ROM, the H8/3434F has 32 kbytes of flash memory. The flash memory is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states.

The H8/3434F's flash memory is assigned to addresses H'0000 to H'7FFF. The mode pins enable either on-chip flash memory or external memory to be selected for this area. Table 19.2 summarizes the mode pin settings and usage of the memory area.

Table 19.2   Mode Pin Settings and Flash Memory Area

| Mode | Mode Pin Setting | | Memory Area Usage |
	MD_1	MD_0	
Mode 0	0	0	Illegal setting
Mode 1	0	1	External memory area
Mode 2	1	0	On-chip flash memory area
Mode 3	1	1	On-chip flash memory area

19.1.3 Features

Features of the flash memory are listed below.

- Five flash memory operating modes

  The flash memory has five operating modes: program mode, program-verify mode, erase mode, erase-verify mode, and prewrite-verify mode.

- Block erase designation

  Blocks to be erased in the flash memory address space can be selected by bit settings. The address space includes a large-block area (four blocks with sizes from 4 kbytes to 8 kbytes) and a small-block area (eight blocks with sizes from 128 bytes to 1 kbyte).

- Program and erase time

  Programming one byte of flash memory typically takes 50 μs. Erasing all blocks (32 kbytes) typically takes 1 s.

- Erase-program cycles

  Flash memory contents can be erased and reprogrammed up to 100 times.

- On-board programming modes

  These modes can be used to program, erase, and verify flash memory contents. There are two modes: boot mode and user programming mode.

376

HITACHI

- Automatic bit-rate alignment

  In boot-mode data transfer, the H8/3434F aligns its bit rate automatically to the host bit rate (maximum 9600 bps).

- Flash memory emulation by RAM

  Part of the RAM area can be overlapped onto flash memory, to emulate flash memory updates in real time.

- Writer mode

  As an alternative to on-board programming, the flash memory can be programmed and erased in writer mode, using a general-purpose PROM programmer. Program, erase, verify, and other specifications are the same as for HN28F101 standard flash memory.

19.1.4   Block Diagram

Figure 19.1 shows a block diagram of the flash memory.

Figure 19.1   Flash Memory Block Diagram

HITACHI

19.1.5 Input/Output Pins

Flash memory is controlled by the pins listed in table 19.3.

Table 19.3 Flash Memory Pins

Pin Name	Abbreviation	Input/Output	Function
Programming power	FV_{PP}	Power supply	Apply 12.0 V
Mode 1	MD_1	Input	H8/3434F operating mode setting
Mode 0	MD_0	Input	H8/3434F operating mode setting
Transmit data	TxD_1	Output	SCI1 transmit data output
Receive data	RxD_1	Input	SCI1 receive data input

The transmit data and receive data pins are used in boot mode.

19.1.6 Register Configuration

The flash memory is controlled by the registers listed in table 19.4.

Table 19.4 Flash Memory Registers

Name	Abbreviation	R/W	Initial Value	Address
Flash memory control register	FLMCR	R/W[2]	H'00[2]	H'FF80
Erase block register 1	EBR1	R/W[2]	H'F0[2]	H'FF82
Erase block register 2	EBR2	R/W[2]	H'00[2]	H'FF83
Wait-state control register[1]	WSCR	R/W	H'08	H'FFC2

Notes: [1] The wait-state control register controls the insertion of wait states by the wait-state controller, frequency division of clock signals for the on-chip supporting modules by the clock pulse generator, and emulation of flash-memory updates by RAM in on-board programming mode.

[2] In modes 2 and 3 (on-chip flash memory enabled), the initial value is H'00 for FLMCR and EBR2, and H'F0 for EBR1. In mode 1 (on-chip flash memory disabled), these registers cannot be modified and always read H'FF.

Registers FLMCR, EBR1, and EBR2 are only valid when writing to or erasing flash memory, and can only be accessed while 12 V is being applied to the FV_{PP} pin.

When 12 V is not applied to the FV_{PP} pin, in mode 2 addresses H'FF80 to H'FF83 are external address space, and in mode 3 these addresses cannot be modified and always read H'FF.

378

HITACHI

19.2 Flash Memory Register Descriptions

19.2.1 Flash Memory Control Register (FLMCR)

FLMCR is an 8-bit register that controls the flash memory operating modes. Transitions to program mode, erase mode, program-verify mode, and erase-verify mode are made by setting bits in this register. FLMCR is initialized to H'00 by a reset, in the standby modes, and when 12 V is not applied to FV_{PP}. When 12 V is applied to the FV_{PP} pin, a reset or entry to a standby mode initializes FLMCR to H'80.

Bit	7	6	5	4	3	2	1	0
	V_{PP}	—	—	—	EV	PV	E	P
Initial value*	0	0	0	0	0	0	0	0
Read/Write	R	—	—	—	R/W*	R/W*	R/W*	R/W*

Note: * The initial value is H'00 in modes 2 and 3 (on-chip flash memory enabled). In mode 1 (on-chip flash memory disabled), this register cannot be modified and always reads H'FF. For information on accessing this register, refer to in section 19.7, Flash Memory Programming and Erasing Precautions (11).

Bit 7—Programming Power (V_{PP}): This status flag indicates that 12 V is applied to the FV_{PP} pin. Refer to section 19.7, Flash Memory Programming and Erasing Precautions (5), for details on use.

Bit 7: V_{PP}	Description	
0	Cleared when 12 V is not applied to FV_{PP}	(Initial value)
1	Set when 12 V is applied to FV_{PP}	

Bits 6 to 4—Reserved: Read-only bits, always read as 0.

Bit 3—Erase-Verify Mode (EV):[1] Selects transition to or exit from erase-verify mode.

Bit 3: EV	Description	
0	Exit from erase-verify mode	(Initial value)
1	Transition to erase-verify mode	

Bit 2—Program-Verify Mode (PV):[1] Selects transition to or exit from program-verify mode.

Bit 2: PV	Description	
0	Exit from program-verify mode	(Initial value)
1	Transition to program-verify mode	

379

HITACHI

Bit 1—Erase Mode (E):[1, 2] Selects transition to or exit from erase mode.

Bit 1: E	Description	
0	Exit from erase mode	(Initial value)
1	Transition to erase mode	

Bit 0—Program Mode (P):[1, 2] Selects transition to or exit from program mode.

Bit 0: P	Description	
0	Exit from program mode	(Initial value)
1	Transition to program mode	

Notes: *1 Do not set two or more of these bits simultaneously. Do not release or shut off the V_{CC} or V_{PP} power supply when these bits are set.

*2 Set the P or E bit according to the instructions given in section 19.4, Programming and Erasing Flash Memory.

Set the watchdog timer beforehand to make sure that these bits do not remain set for longer than the specified times.

For notes on use, see section 19.7, Flash Memory Programming and Erasing Precautions.

19.2.2   Erase Block Register 1 (EBR1)

EBR1 is an 8-bit register that designates large flash-memory blocks for programming and erasure. EBR1 is initialized to H'F0 by a reset, in the standby modes, and when 12 V is not applied to FV_{PP} pin. When a bit in EBR1 is set to 1, the corresponding block is selected and can be programmed and erased. Figure 19.2 and table 19.6 show details of a block map.

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	LB3	LB2	LB1	LB0
Initial value*	1	1	1	1	0	0	0	0
Read/Write	—	—	—	—	R/W*	R/W*	R/W*	R/W*

Note: * The initial value is H'F0 in modes 2 and 3 (on-chip ROM enabled). In mode 1 (on-chip ROM disabled), this register cannot be modified and always reads H'FF. For information on accessing this register, refer to in section 19.7, Flash Memory Programming and Erasing Precautions (11).

380

HITACHI

Bits 7 to 4—Reserved: These bits cannot be modified, and are always read as 1.

Bits 3 to 0—Large Block 3 to 0 (LB3 to LB0): These bits select large blocks (LB3 to LB0) to be programmed and erased.

Bits 3 to 0: LB3 to LB0	Description	
0	Block (LB3 to LB0) is not selected	(Initial value)
1	Block (LB3 to LB0) is selected	

19.2.3   Erase Block Register 2 (EBR2)

EBR2 is an 8-bit register that designates small flash-memory blocks for programming and erasure. EBR2 is initialized to H'00 by a reset, in the standby modes, and when 12 V is not applied to FV_{PP} pin. When a bit in EBR2 is set to 1, the corresponding block is selected and can be programmed and erased. Figure 19.2 and table 19.6 show a block map.

Bit	7	6	5	4	3	2	1	0
	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
Initial value*	0	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: * The initial value is H'00 in modes 2 and 3 (on-chip ROM enabled). In mode 1 (on-chip ROM disabled), this register cannot be modified and always reads H'FF. For information on accessing this register, refer to in section 19.7, Flash Memory Programming and Erasing Precautions (11).

Bits 7 to 0—Small Block 7 to 0 (SB7 to SB0): These bits select small blocks (SB7 to SB0) to be programmed and erased.

Bits 7 to 0: SB7 to SB0	Description	
0	Block (SB7 to SB0) is not selected	(Initial value)
1	Block (SB7 to SB0) is selected	

HITACHI

19.2.4 Wait-State Control Register (WSCR)

WSCR is an 8-bit readable/writable register that enables flash-memory updates to be emulated in RAM. It also controls frequency division of clock signals supplied to the on-chip supporting modules and insertion of wait states by the wait-state controller.

WSCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit	7	6	5	4	3	2	1	0
	RAMS	RAM0	CKDBL	—	WMS1	WMS0	WC1	WC0
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 7 and 6—RAM Select and RAM0 (RAMS and RAM0): These bits are used to reassign an area to RAM (see table 19.5). These bits are write-enabled and their initial value is 0. They are initialized by a reset and in hardware standby mode. They are not initialized in software standby mode.

If only one of bits 7 and 6 is set, part of the RAM area can be overlapped onto the small-block flash memory area. In that case, access is to RAM, not flash memory, and all flash memory blocks are write/erase-protected (emulation protect[*1]). In this state, the mode cannot be changed to program or erase mode, even if the P bit or E bit in the flash memory control register (FLMCR) is set (although verify mode can be selected). Therefore, clear both of bits 7 and 6 before programming or erasing the flash memory area.

If both of bits 7 and 6 are set, part of the RAM area can be overlapped onto the small-block flash memory area, but this overlapping begins only when an interrupt signal is input while 12 V is being applied to the FV_{PP} pin. Up until that point, flash memory is accessed. Use this setting for interrupt handling while flash memory is being programmed or erased.[*2]

Table 19.5 RAM Area Reassignment[*3]

Bit 7: RAMS	Bit 6: RAM0	RAM Area	ROM Area
0	0	None	—
	1	H'FC80 to H'FCFF	H'0080 to H'00FF
1	0	H'FC80 to H'FD7F	H'0080 to H'017F
	1	H'FC00 to H'FC7F	H'0000 to H'007F

HITACHI

Bit 5—Clock Double (CKDBL): Controls frequency division of clock signals supplied to the on-chip supporting modules. For details, see section 6, Clock Pulse Generator.

Bit 4—Reserved: This bit is reserved, but it can be written and read. Its initial value is 0.

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1, WMS0)

Bits 1 and 0—Wait Count 1 and 0 (WC1, WC0)

These bits control insertion of wait states by the wait-state controller. For details, see section 5, Wait-State Controller.

Notes: *1 For details on emulation protect, see section 19.4.8, Protect Modes.

*2 For details on interrupt handling during programming and erasing of flash memory, see section 19.4.9, Interrupt Handling during Flash Memory Programming and Erasing.

*3 RAM area that overlaps flash memory.

383

HITACHI

Figure 19.2 Erase Block Map

HITACHI

Table 19.6 Erase Blocks and Corresponding Bits

Register	Bit	Block	Address	Size
EBR1	0	LB0	H'1000 to H'1FFF	4 kbytes
	1	LB1	H'2000 to H'3FFF	8 kbytes
	2	LB2	H'4000 to H'5FFF	8 kbytes
	3	LB3	H'6000 to H'7FFF	8 kbytes
EBR2	0	SB0	H'0000 to H'007F	128 bytes
	1	SB1	H'0080 to H'00FF	128 bytes
	2	SB2	H'0100 to H'017F	128 bytes
	3	SB3	H'0180 to H'01FF	128 bytes
	4	SB4	H'0200 to H'03FF	512 bytes
	5	SB5	H'0400 to H'07FF	1 kbyte
	6	SB6	H'0800 to H'0BFF	1 kbyte
	7	SB7	H'0C00 to H'0FFF	1 kbyte

19.3 On-Board Programming Modes

When an on-board programming mode is selected, the on-chip flash memory can be programmed, erased, and verified. There are two on-board programming modes: boot mode, and user programming mode. These modes are selected by inputs at the mode pins (MD_1 and MD_0) and FV_{PP} pin. Table 19.7 indicates how to select the on-board programming modes. For details on applying voltage V_{PP}, refer to section 19.7, Flash Memory Programming and Erasing Precautions (5).

Table 19.7 On-Board Programming Mode Selection

Mode Selections		FV_{PP}	MD_1	MD_0	Notes
Boot mode	Mode 2	12 V*	12 V*	0	0: V_{IL}
	Mode 3		12 V*	1	1: V_{IH}
User programming mode	Mode 2		1	0	
	Mode 3		1	1	

Note: * For details on the timing of 12 V application, see notes 6 to 8 in the Notes on Use of Boot Mode at the end of this section.

In boot mode, the mode control register (MDCR) can be used to monitor the mode (mode 2 or 3) in the same way as in normal mode.

Example: Set the mode pins for mode 2 boot mode (MD_1 = 12 V, MD_0 = 0 V).

If the mode select bits of MDCR are now read, they will indicate mode 2 (MDS1 = 1, MDS0 = 0).

385

HITACHI

19.3.1 Boot Mode

To use boot mode, a user program for programming and erasing the flash memory must be provided in advance on the host machine (which may be a personal computer). Serial communication interface channel 1 is used in asynchronous mode. If the H8/3434F is placed in boot mode, after it comes out of reset, a built-in boot program is activated. This program starts by measuring the low period of data transmitted from the host and setting the bit rate register (BRR) accordingly. The H8/3434F's built-in serial communication interface (SCI) can then be used to download the user program from the host machine. The user program is stored in on-chip RAM.

After the program has been stored, execution branches to address H'FBE0 in the on-chip RAM, and the program stored on RAM is executed to program and erase the flash memory.

Figure 19.3   Boot-Mode System Configuration

HITACHI

Boot-Mode Execution Procedure: Figure 19.4 shows the boot-mode execution procedure.

1. Program the H8/3434F pins for boot mode, and start the H8/3434F from a reset.

2. Set the host's data format to 8 bits + 1 stop bit, select the desired bit rate (2400, 4800, or 9600 bps), and transmit H'00 data continuously.

3. The H8/3434F repeatedly measures the low period of the RxD1 pin and calculates the host's asynchronous-communication bit rate.

4. When SCI bit-rate alignment is completed, the H8/3434F transmits one H'00 data byte to indicate completion of alignment.

5. The host should receive the byte transmitted from the H8/3434F to indicate that bit-rate alignment is completed, check that this byte is received normally, then transmit one H'55 byte.

6. After receiving H'55, H8/3434F sends part of the boot program to H'FB80 to H'FBDF and H'FC00 to H'FF2F of RAM.

7. After branching to the boot program area (H'FC00 to H'FF2F) in RAM, the H8/3434F checks whether the flash memory already contains any programmed data. If so, all blocks are erased.

8. After the H8/3434F transmits one H'AA data byte, the host transmits the byte length of the user program to be transferred to the H8/3434F. The byte length must be sent as two-byte data, upper byte first and lower byte second. After that, the host proceeds to transmit the user program. As verification, the H8/3434F echoes each byte of the received byte-length data and user program back to the host.

9. The H8/3434F stores the received user program in on-chip RAM in a 910-byte area from H'FBE0 to H'FF6D.

10. After transmitting one H'AA data byte, the H8/3434F branches to address H'FBE0 in on-chip RAM and executes the user program stored in the area from H'FBE0 to H'FF6D.

Notes: *1 The user can use 910 bytes of RAM. The number of bytes transferred must not exceed 910 bytes. Be sure to transmit the byte length in two bytes, upper byte first and lower byte second. For example, if the byte length of the program to be transferred is 256 bytes (H'0100), transmit H'01 as the upper byte, followed by H'00 as the lower byte.

*2 The part of the user program that controls the flash memory should be coded according to the flash memory program/erase algorithms given later.

*3 If a memory cell malfunctions and cannot be erased, the H8/3434F transmits one H'FF byte to report an erase error, halts erasing, and halts further operations.

Figure 19.4   Boot Mode Flowchart

387

HITACHI

Automatic Alignment of SCI Bit Rate

Figure 19.5 Measurement of Low Period in Data Transmitted from Host

When started in boot mode, the H8/3434F measures the low period in asynchronous SCI data transmitted from the host (figure 19.5). The data format is eight data bits, one stop bit, and no parity bit. From the measured low period (9 bits), the H8/3434F computes the host's bit rate. After aligning its own bit rate, the H8/3434F sends the host 1 byte of H'00 data to indicate that bit-rate alignment is completed. The host should check that this alignment-completed indication is received normally and send one byte of H'55 back to the H8/3434F. If the alignment-completed indication is not received normally, the H8/3434F should be reset, then restarted in boot mode to measure the low period again. There may be some alignment error between the host's and H8/3434F's bit rates, depending on the host's bit rate and the H8/3434F's system clock frequency. To have the SCI operate normally, set the host's bit rate to 2400, 4800, or 9600 bps[1]. Table 19.8 lists typical host bit rates and indicates the clock-frequency ranges over which the H8/3434F can align its bit rate automatically. Boot mode should be used within these frequency ranges[2].

Table 19.8   System Clock Frequencies Permitting Automatic Bit-Rate Alignment by H8/3434F

Host Bit Rate[1]	System Clock Frequencies Permitting Automatic Bit-Rate Alignment by H8/3434F
9600 bps	8 MHz to 16 MHz
4800 bps	4 MHz to 16 MHz
2400 bps	2 MHz to 16 MHz

Notes: *1 Use a host bit rate setting of 2400, 4800, or 9600 bps only. No other setting should be used.

*2 Although the H8/3434F may also perform automatic bit-rate alignment with bit rate and system clock combinations other than those shown in table 19.8, there will be a slight difference between the bit rates of the host and the H8/3434F, and subsequent transfer will not be performed normally. Therefore, only a combination of bit rate and system clock frequency within one of the ranges shown in table 19.8 can be used for boot mode execution.

388

HITACHI

RAM Area Allocation in Boot Mode: In boot mode, the 96 bytes from H'FB80 to H'FBDF and the 18 bytes from H'FF6E to H'FF7F are reserved for use by the boot program, as shown in figure 19.6. The user program is transferred into the area from H'FBE0 to H'FF6D (910 bytes). The boot program area can be used after the transition to execution of the user program transferred into RAM. If a stack area is needed, set it within the user program.

Note: * This area cannot be used until the H8/3434F starts to execute the user program transferred to RAM (until it has branched to H'FBE0 in RAM). Note that even after the branch to the user program, the boot program area (H'FB80 to H'FBDF, H'FF6E to H'FF7F) still contains the boot program.

Note also that 16 bytes (H'FB80 to H'FB8F) of this area cannot be used if an interrupt handling routine is executed within the boot program. For details see section 19.4.9, Interrupt Handling during Flash Memory Programming and Erasing.

Figure 19.6   RAM Areas in Boot Mode

HITACHI

Notes on Use of Boot Mode

1. When the H8/3434F comes out of reset in boot mode, it measures the low period of the input at the SCI's RxD_1 pin. The reset should end with RxD_1 high. After the reset ends, it takes about 100 states for the H8/3434F to get ready to measure the low period of the RxD_1 input.

2. In boot mode, if any data has been programmed into the flash memory (if all data is not H'FF), all flash memory blocks are erased. Boot mode is for use when user programming mode is unavailable, e.g. the first time on-board programming is performed, or if the update program activated in user programming mode is accidentally erased.

3. Interrupts cannot be used while the flash memory is being programmed or erased.

4. The RxD_1 and TxD_1 pins should be pulled up on-board.

5. Before branching to the user program (at address H'FBE0 in the RAM area), the H8/3434F terminates transmit and receive operations by the on-chip SCI (by clearing the RE and TE bits of the serial control register to 0 in channel 1), but the auto-aligned bit rate remains set in bit rate register BRR. The transmit data output pin (TxD_1) is in the high output state (in port 8, the bits $P8_4$ DDR of the port 8 data direction register and $P8_4$ DR of the port 8 data register are set to 1).

    At this time, the values of general registers in the CPU are undetermined. Thus these registers should be initialized immediately after branching to the user program. Especially in the case of the stack pointer, which is used implicitly in subroutine calls, the stack area used by the user program should be specified.

    There are no other changes to the initialized values of other registers.

6. Boot mode can be entered by starting from a reset after 12 V is applied to the MD_1 and FV_{PP} pins according to the mode setting conditions listed in table 19.7. Note the following points when turning the V_{PP} power on.

    When reset is released (at the rise from low to high), the H8/3434F checks for 12-V input at the MD_1 and FV_{PP} pins. If it detects that these pins are programmed for boot mode, it saves that status internally. The threshold point of this voltage-level check is in the range from approximately $V_{CC} + 2$ V to 11.4 V, so boot mode will be entered even if the applied voltage is insufficient for programming or erasure (11.4 V to 12.6 V). When the boot program is executed, the V_{PP} power supply must therefore be stabilized within the range of 11.4 V to 12.6 V before the branch to the RAM area occurs. See figure 19.20.

    Make sure that the programming voltage V_{PP} does not exceed 12.6 V during the transition to boot mode (at the reset release timing) and does not go outside the range of 12 V $\pm$ 0.6 V while in boot mode. Boot mode will not be executed correctly if these limits are exceeded. In

HITACHI

addition, make sure that V_{PP} is not released or shut off while the boot program is executing or the flash memory is being programmed or erased.[1]

Boot mode can be released by driving the reset pin low, waiting at least ten system clock cycles, then releasing the application of 12 V to the MD_1 and FV_{PP} pins and releasing the reset.

The settings of external pins must not change during operation in boot mode.

During boot mode, if input of 12 V to the MD_1 pin stops but no reset input occurs at the $\overline{RES}$ pin, the boot mode state is maintained within the chip and boot mode continues (but do not stop applying 12 V to the FV_{PP} pin during boot mode[1]).

If a watchdog timer reset occurs during boot mode, this does not release the internal mode state, but the internal boot program is restarted.

Therefore, to change from boot mode to another mode, the boot-mode state within the chip must be released by a reset input at the $\overline{RES}$ pin before the mode transition can take place.

7. If the input level of the MD_1 pin is changed during a reset (e.g., from 0 V to 5 V then to 12 V while the input to the $\overline{RES}$ pin is low), the resultant switch in the microcontroller's operating mode will affect the bus control output signals ($\overline{AS}$, $\overline{RD}$, and $\overline{WR}$) and the status of ports that can be used for address output[2].

    Therefore, either set these pins so that they do not output signals during the reset, or make sure that their output signals do not collide with other signals outside the microcontroller.

8. When applying 12 V to the MD_1 and FV_{PP} pins, make sure that peak overshoot does not exceed the rated limit of 13 V.

    Also, be sure to connect a decoupling capacitor to the FV_{PP} and MD_1 pins.

Notes: *1 For details on applying, releasing, and shutting off V_{PP}, see note (5) in section 19.7, Flash Memory Programming and Erasing Precautions.
   *2 These ports output low-level address signals if the mode pins are set to mode 1 during the reset. In all other modes, these ports are in the high-impedance state. The bus control output signals are high if the mode pins are set for mode 1 or 2 during the reset. In mode 3, they are at high impedance.

HITACHI

19.3.2   User Programming Mode

When set to user programming mode, the H8/3434F can erase and program its flash memory by executing a user program. On-board updates of the on-chip flash memory can be carried out by providing on-board circuits for supplying V_{PP} and data, and storing an update program in part of the program area.

To select user programming mode, select a mode that enables the on-chip ROM (mode 2 or 3) and apply 12 V to the FV_{PP} pin, either during a reset, or after the reset has ended (been released) but while flash memory is not being accessed. In user programming mode, the on-chip supporting modules operate as they normally would in mode 2 or 3, except for the flash memory. However, hardware standby mode cannot be set while 12 V is applied to the FV_{PP} pin.

The flash memory cannot be read while it is being programmed or erased, so the update program must either be stored in external memory, or transferred temporarily to the RAM area and executed in RAM.

392

HITACHI

User Programming Mode Execution Procedure (Example)*: Figure 19.7 shows the execution procedure for user programming mode when the on-board update routine is executed in RAM.

Note: * Do not apply 12 V to the FV_{PP} pin during normal operation. To prevent flash memory from being accidentally programmed or erased due to program runaway etc., apply 12 V to FV_{PP} only when programming or erasing flash memory. Overprogramming or overerasing due to program runaway can cause memory cells to malfunction. While 12 V is applied, the watchdog timer should be running and enabled to halt runaway program execution, so that program runaway will not lead to overprogramming or overerasing. For details on applying, releasing, and shutting off V_{PP}, see section 19.7, Flash Memory Programming and Erasing Precautions (5).

Procedure

The flash memory on-board update program is written in flash memory ahead of time by the user.

1   Set MD_1 and MD_0 to 10 or 11 (apply V_{IH} to V_{CC} to MD_1) Start from reset

2   Branch to flash memory on-board update program

3   Transfer on-board update routine into RAM

4   Branch to flash memory on-board update routine in RAM

5   FV_{PP} = 12 V (user programming mode)

6   Execute flash memory on-board update routine in RAM (update flash memory)

7   Release FV_{PP} (exit user programming mode)

8   Branch to application program in flash memory*

1. Set MD1 and MD0 of the H8/3434F to 10 or 11, and start from a reset.

2. Branch to the flash memory on-board update program in flash memory.

3. Transfer the on-board update routine into RAM.

4. Branch to the on-board update routine that was transferred into RAM.

5. Apply 12 V to the FV_{PP} pin, to enter user programming mode.

6. Execute the flash memory on-board update routine in RAM, to perform an on-board update of the flash memory.

7. Change the voltage at the FV_{PP} pin from 12 V to V_{CC}, to exit user programming mode.

8. After the on-board update of flash memory ends, execution branches to an application program in flash memory.

Note: * After the update is finished, when input of 12 V to the FV_{PP} pin is released, the flash memory read setup time (t_{FRS}) must elapse before any program in flash memory is executed. This is the required setup time from when the FV_{PP} pin reaches the (V_{CC} + 2 V) level after 12 V is released until flash memory can be read.

Figure 19.7   User Programming Mode Operation (Example)

393

HITACHI

19.4 Programming and Erasing Flash Memory

The H8/3434F's on-chip flash memory is programmed and erased by software, using the CPU. The flash memory can operate in program mode, erase mode, program-verify mode, erase-verify mode, or prewrite-verify mode. Transitions to these modes can be made by setting the P, E, PV, and EV bits in the flash memory control register (FLMCR).

The flash memory cannot be read while being programmed or erased. The program that controls the programming and erasing of the flash memory must be stored and executed in on-chip RAM or in external memory. A description of each mode is given below, with recommended flowcharts and sample programs for programming and erasing.

For details on programming and erasing, refer to section 19.7, Flash Memory Programming and Erasing Precautions.

19.4.1 Program Mode

To write data into the flash memory, follow the programming algorithm shown in figure 19.8. This programming algorithm can write data without subjecting the device to voltage stress or impairing the reliability of programmed data.

To program data, first specify the area to be written in flash memory with erase block registers EBR1 and EBR2, then write the data to the address to be programmed, as in writing to RAM. The flash memory latches the address and data in an address latch and data latch. Next set the P bit in FLMCR, selecting program mode. The programming duration is the time during which the P bit is set. A software timer should be used to provide a programming duration of about 10 to 20 μs. The value of N, the number of attempts, should be set so that the total programming time does not exceed 1 ms. Programming for too long a time, due to program runaway for example, can cause device damage. Before selecting program mode, set up the watchdog timer so as to prevent overprogramming.

394

HITACHI

19.4.2 Program-Verify Mode

In program-verify mode, after data has been programmed in program mode, the data is read to check that it has been programmed correctly.

After the programming time has elapsed, exit programming mode (clear the P bit to 0) and select program-verify mode (set the PV bit to 1). In program-verify mode, a program-verify voltage is applied to the memory cells at the latched address. If the flash memory is read in this state, the data at the latched address will be read. After selecting program-verify mode, wait 4 μs or more before reading, then compare the programmed data with the verify data. If they agree, exit program-verify mode and program the next address. If they do not agree, select program mode again and repeat the same program and program-verify sequence. Do not repeat the program and program-verify sequence more than 50 times* for the same bit.

Note: * Keep the total programming time under 1 ms for each bit.

HITACHI

19.4.3 Programming Flowchart and Sample Program

Flowchart for Programming One Byte


```
                    ┌──────────────┐
                    │    Start     │
                    └──────────────┘
                           │
         ┌─────────────────────────────────────┐
         │ Set erase block register            │
         │ (set bit of block to be programmed  │
         │  to 1)                              │
         └─────────────────────────────────────┘
                           │
         ┌─────────────────────────────────────┐
         │ Write data to flash memory (flash   │
         │ memory latches write                │
         │ address and data)*1                 │
         └─────────────────────────────────────┘
                           │
         ┌─────────────────────────────────────┐
         │                n = 1                 │
         └─────────────────────────────────────┘
```

Enable watchdog timer*2

Select program mode (P bit = 1 in FLMCR)

Wait (x) µs*4

Clear P bit — End of programming

Disable watchdog timer

Select program-verify mode (PV bit = 1 in FLMCR)

Wait (t_{VS}1) µs*4

Verify*3 (read memory) — No go

OK

Clear PV bit

Clear erase block register (clear bit of programmed block to 0)

End (1-byte data programmed)

Clear PV bit — End of verification

n ≥ N?*4 — No → n + 1 → n

Yes

Programming error

Notes: *1 Write the data to be programmed with a byte transfer instruction.
*2 Set the timer overflow interval to the shortest value (CKS2, CKS1, CKS0 all cleared to 0).
*3 Read the memory data to be verified with a byte transfer instruction.
*4 x: 10 to 20 µs
t_{VS}1: 4 µs or more
N: 50 (set N so that total programming time does not exceed 1 ms)

Figure 19.8   Programming Flowchart

396

HITACHI

Sample Program for Programming One Byte: This program uses the following registers.

R0H: Specifies blocks to be erased.
R1H: Stores data to be programmed.
R1L: Stores data to be read.
R3: Stores address to be programmed. Valid addresses are H'0000 to H'7FFF.
R4: Sets program and program-verify timing loop counters, and also stores register setting value.
R5: Sets program timing loop counter.
R6L: Used for program-verify fail count.

Arbitrary data can be programmed at an arbitrary address by setting the address in R3 and the data in R1H.

The setting of #a and #b values depends on the clock frequency. Set #a and #b values according to tables 19.9 (1) and (2).

```
FLMCR:    .EQU      H'FF80
EBR1:     .EQU      H'FF82
EBR2:     .EQU      H'FF83
TCSR:     .EQU      H'FFA8

          .ALIGN    2
PRGM:     MOV.B     #H'**,    R0H       ;
          MOV.B     R0H,      @EBR*:8   ; Set EBR*

          MOV.B     #H'00,    R6L       ; Program-verify fail counter
          MOV.W     #H'a,     R5        ; Set program loop counter
          MOV.B     R1H,      @R3       ; Dummy write
PRGMS:    INC       R6L                 ; Program-verify fail counter + 1 → R6L
          MOV.W     #H'A578, R4         ;
          MOV.W     R4,       @TCSR     ; Start watchdog timer
          MOV.W     R5,       R4        ; Set program loop counter
          BSET      #0,       @FLMCR:8  ; Set P bit
LOOP1:    SUBS      #1,       R4        ;
          MOV.W     R4,       R4        ;
          BNE       LOOP1               ; Wait loop
          BCLR      #0,       @FLMCR:8  ; Clear P bit
          MOV.W     #H'A500, R4         ;
          MOV.W     R4,       @TCSR     ; Stop watchdog timer

          MOV.B     #H'b ,    R4H       ; Set program-verify loop counter
          BSET      #2,       @FLMCR:8  ; Set PV bit
LOOP2:    DEC       R4H                 ;
          BNE       LOOP2               ; Wait loop
          MOV.B     @R3,      R1L       ; Read programmed address
          CMP.B     R1H,      R1L       ; Compare programmed data with read data
          BEQ       PVOK                ; Program-verify decision
          BCLR      #2,       @FLMCR:8  ; Clear PV bit
```

397

HITACHI

```
        CMP.B    #H'32,   R6L       ; Program-verify executed 50 times?
        BEQ      NGEND              ; If program-verify executed 50 times, branch to NGEND
        BRA      PRGMS              ; Program again

PVOK:   BCLR     #2,      @FLMCR:8  ; Clear PV bit
        MOV.B    #H'00,   R6L       ;
        MOV.B    R6L,     @EBR*:8   ; Clear EBR*

        One byte programmed

NGEND:  Programming error
```

19.4.4   Erase Mode

To erase the flash memory, follow the erasing flowchart shown in figure 19.9. This erasing flow can erase data without subjecting the device to voltage stress or impairing the reliability of programmed data.

To erase flash memory, before starting to erase, first place all memory data in all blocks to be erased in the programmed state (program all memory data to H'00). If all memory data is not in the programmed state, follow the sequence described later (figure 19.10) to program the memory data to zero. Select the flash memory areas to be erased with erase block registers 1 and 2 (EBR1 and EBR2). Next set the E bit in FLMCR, selecting erase mode. The erase time is the time during which the E bit is set. To prevent overerasing, use a software timer to divide the erase time into repeated 10 ms intervals, and perform erase operations a maximum of 3000 times so that the total erase time does not exceed 30 seconds. Overerasing, due to program runaway for example, can give memory cells a negative threshold voltage and cause them to operate incorrectly. Before selecting erase mode, set up the watchdog timer so as to prevent overerasing.

19.4.5   Erase-Verify Mode

In erase-verify mode, after data has been erased, it is read to check that it has been erased correctly. After the erase time has elapsed, exit erase mode (clear the E bit to 0) and select erase-verify mode (set the EV bit to 1). Before reading data in erase-verify mode, write H'FF dummy data to the address to be read. This dummy write applies an erase-verify voltage to the memory cells at the latched address. If the flash memory is read in this state, the data at the latched address will be read. After the dummy write, wait 2 μs or more before reading. When performing the initial dummy write, wait 4 μs or more after selecting erase-verify mode. If the read data has been successfully erased, perform an erase-verify (dummy write, wait 2 μs or more, then read) for the next address. If the read data has not been erased, select erase mode again and repeat the same erase and erase-verify sequence through the last address, until all memory data has been erased to 1. Do not repeat the erase and erase-verify sequence more than 3000 times, however.

398

HITACHI

19.4.6 Erasing Flowchart and Sample Program

Flowchart for Erasing One Block

Notes: *1 Program all addresses to be erased by following the prewrite flowchart.
*2 Set the watchdog timer overflow interval to the value indicated in table 19.10.
*3 For the erase-verify dummy write, write H'FF with a byte transfer instruction.
*4 Read the data to be verified with a byte transfer instruction. When erasing two or more blocks, clear the bits of erased blocks in the erase block registers, so that only unerased blocks will be erased again.
*5 x: 10 ms
$t_{VS}1$: 4 μs or more
$t_{VS}2$: 2 μs or more
N: 3000

Figure 19.9 Erasing Flowchart

HITACHI

Prewrite Flowchart

Figure 19.10   Prewrite Flowchart

HITACHI

Sample Block-Erase Program: This program uses the following registers.

R0: Specifies block to be erased, and also stores address used in prewrite and erase-verify.

R1H: Stores data to be read, and also used for dummy write.

R2: Stores last address of block to be erased.

R3: Stores address used in prewrite and erase-verify.

R4: Sets timing loop counters for prewrite, prewrite-verify, erase, and erase-verify, and also stores register setting value.

R5: Sets prewrite and erase timing loop counters.

R6L: Used for prewrite-verify and erase-verify fail count.

The setting of #a, #b, #c, #d, and #e values in the program depends on the clock frequency. Set #a, #b, #c, #d, and #e values according tables 19.9 (1) and (2), and 19.10. Erase block registers (EBR1 and EBR2) should be set according to sections 19.2.2 and 19.2.3. #BLKSTR and #BLKEND are the top and last addresses of the block to be erased. Set #BLKSTR and #BLKEND according to figure 19.2.

HITACHI

```
FLMCR:     .EQU      H'FF80
EBR1:      .EQU      H'FF82
EBR2:      .EQU      H'FF83
TCSR:      .EQU      H'FFA8


           .ALIGN    2
           MOV.B     #H'**,     ROH        ;
           MOV.B     ROH,       @EBR*:8    ; Set EBR*


; #BLKSTR is top address of block to be erased.
; #BLKEND is last address of block to be erased.
           MOV.W     #BLKSTR,   R0         ; Top address of block to be erased
           MOV.W     #BLKEND,   R2         ; Last address of block to be erased
           ADDS      #1,        R2         ; Last address of block to be erased + 1 → R2


; Execute prewrite
           MOV.W     R0,        R3         ; Top address of block to be erased
PREWRT:    MOV.B     #H'00,     R6L        ; Prewrite-verify fail counter
           MOV.W     #H'a,      R5         ; Set prewrite loop counter
PREWRS:    INC       R6L                   ; Prewrite-verify fail counter + 1 → R6L
           MOV.B     #H'00      R1H        ;
           MOV.B     R1H,       @R3        ; Write H'00
           MOV.W     #H'A578,   R4         ;
           MOV.W     R4,        @TCSR      ; Start watchdog timer
           MOV.W     R5,        R4         ; Set prewrite loop counter
           BSET      #0,        @FLMCR:8   ; Set P bit
LOOPR1:    SUBS      #1,        R4         ;
           MOV.W     R4,        R4         ;
           BNE       LOOPR1                ; Wait loop
           BCLR      #0,        @FLMCR:8   ; Clear P bit
           MOV.W     #H'A500,   R4         ;
           MOV.W     R4,        @TCSR      ; Stop watchdog timer

           MOV.B     #H'c,      R4H        ; Set prewrite-verify loop counter
LOOPR2:    DEC       R4H                   ;
           BNE       LOOPR2                ; Wait loop
           MOV.B     @R3,       R1H        ; Read data = H'00?
           BEQ       PWVFOK                ; If read data = H'00 branch to PWVFOK
           CMP.B     #H'32,     R6L        ; Prewrite-verify executed 50 times?
           BEQ       ABEND1                ; If prewrite-verify executed 50 times, branch to ABEND1
           BRA       PREWRS                ; Prewrite again

ABEND1:    Programming error

PWVFOK:    ADDS      #1,        R3         ; Address + 1 → R3
           CMP.W     R2,        R3         ; Last address?
           BNE       PREWRT                ; If not last address, prewrite next address
```

402

HITACHI

```
; Execute erase
ERASES:   MOV.W    #H'0000,   R6         ; Erase-verify fail counter
          MOV.W    #H'd,      R5         ; Set erase loop count
ERASE:    ADDS     #1,        R6         ; Erase-verify fail counter + 1 → R6
          MOV.W    #H'e,      R4         ;
          MOV.W    R4,        @TCSR      ; Start watchdog timer
          MOV.W    R5,        R4         ; Set erase loop counter
          BSET     #1,        @FLMCR:8   ; Set E bit
LOOPE:    NOP
          NOP
          NOP
          NOP
          SUBS     #1,        R4         ;
          MOV.W    R4,        R4         ;
          BNE      LOOPE                 ; Wait loop
          BCLR     #1,        @FLMCR:8   ; Clear E bit
          MOV.W    #H'A500,   R4         ;
          MOV.W    R4,        @TCSR      ; Stop watchdog timer

; Execute erase-verify
          MOV.W    R0,        R3         ; Top address of block to be erased
          MOV.B    #H'b,      R4H        ; Set erase-verify loop counter
          BSET     #3,        @FLMCR:8   ; Set EV bit
LOOPEV:   DEC      R4H                   ;
          BNE      LOOPEV                ; Wait loop
EVR2:     MOV.B    #H'FF,     R1H        ;
          MOV.B    R1H,       @R3        ; Dummy write
          MOV.B    #H'c,      R4H        ; Set erase-verify loop counter
LOOPDW:   DEC      R4H                   ;
          BNE      LOOPDW                ; Wait loop
          MOV.B    @R3+,      R1H        ; Read
          CMP.B    #H'FF,     R1H        ; Read data = H'FF?
          BNE      RERASE                ; If read data ≠ H'FF, branch to RERASE
          CMP.W    R2,        R3         ; Last address of block?
          BNE      EVR2
          BRA      OKEND


RERASE:   BCLR     #3,        @FLMCR:8   ; Clear EV bit
          SUBS     #1,        R3         ; Erase-verify address – 1 → R3

BRER:     MOV.W    #H'0BB8,   R4         ;
          CMP.W    R4,        R6         ; Erase-verify executed 3000 times?
          BNE      ERASE                 ; If erase-verify not executed 3000 times, erase again
          BRA      ABEND2                ; If erase-verify executed 3000 times, branch to ABEND2

OKEND:    BCLR     #3,        @FLMCR:8   ; Clear EV bit
          MOV.B    #H'00,     R6L        ;
          MOV.B    R6L,       @EBR*:8    ; Clear EBR*


          One block erased

ABEND2:   Erase error
```

HITACHI

403

Flowchart for Erasing Multiple Blocks

Figure 19.11   Multiple-Block Erase Flowchart

HITACHI

Sample Multiple-Block Erase Program: This program uses the following registers.

R0: Specifies blocks to be erased (set as explained below), and also stores address used in prewrite and erase-verify.

R1H: Used to test bits 8 to 11 of R0 stores register read data, and also used for dummy write.

R1L: Used to test bits 0 to 11 of R0.

R2: Specifies address where address used in prewrite and erase-verify is stored.

R3: Stores address used in prewrite and erase-verify.

R4: Stores last address of block to be erased.

R5: Sets prewrite and erase timing loop counters.

R6L: Used for prewrite-verify and erase-verify fail count.

Arbitrary blocks can be erased by setting bits in R0. Write R0 with a word transfer instruction.

A bit map of R0 and a sample setting for erasing specific blocks are shown next.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0	—	—	—	—	LB3	LB2	LB1	LB0	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
	Corresponds to EBR1								Corresponds to EBR2							

Note: Clear bits 15, 14, 13, and 12 to 0.

Example: to erase blocks LB2, SB7, and SB0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0	—	—	—	—	LB3	LB2	LB1	LB0	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
	Corresponds to EBR1								Corresponds to EBR2							
Setting	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1

R0 is set as follows:

```
MOV.W   #H'0481,R0
MOV.W   R0,     @EBR1
```

The setting of #a, #b, #c, #d, and #e values in the program depends on the clock frequency. Set #a, #b, #c, #d, and #e values according to tables 19.9 (1), (2), and 19.10.

405

HITACHI

Notes: 1. In this sample program, the stack pointer (SP) is set at address H'FF80. As the stack area, on-chip RAM addresses H'FF7E and H'FF7F are used. Therefore, when executing this sample program, addresses H'FF7E and H'FF7F should not be used. In addition, the on-chip RAM should not be disabled.

2. In this sample program, the program written in a ROM area (including external space) is transferred into the RAM area and executed in the RAM to which the program is transferred. #RAMSTR in the program is the starting destination address in RAM to which the program is transferred. #RAMSTR must be set to an even number.

3. When executing this sample program in the on-chip ROM area or external space, #RAMSTR should be set to #START.

```
FLMCR:      .RQU        H'FF80
EBR1:       .EQU        H'FF82
EBR2:       .EQU        H'FF83
TCSR:       .EQU        H'FFA8
STACK:      .EQU        H'FF80


            .ALIGN      2
START:  MOV.W       #STACK,     SP          ;  Set stack pointer
; Set the bits in R0 following the description on the previous page. This program is a sample program to erase
; all blocks.
            MOV.W       #H'0FFF,    R0          ;  Select blocks to be erased (R0: EBR1/EBR2)
            MOV.W       R0,         @EBR1       ;  Set EBR1/EBR2


; #RAMSTR is starting destination address to which program is transferred in RAM.
; Set #RAMSTR to even number.
            MOV.W       #RAMSTR,    R2          ;  Starting transfer destination address (RAM)
            MOV.W       #ERVADR,    R3          ;
            ADD.W       R3,         R2          ;  #RAMSTR + #ERVADR → R2
            MOV.W       #START,     R3          ;
            SUB.W       R3,         R2          ;  Address of data area used in RAM


            MOV.B       #H'00,      R1L         :  Used to test R1L bit in R0
PRETST: CMP.B       #H'0C,      R1L         ;  R1L = H'0C?
            BEQ         ERASES                  ;  If finished checking all R0 bits, branch to ERASES
            CMP.B       #H'08,      R1L         ;
            BMI         EBR2PW                  ;  Test EBR1 if R1L ≥ 8, or EBR2 if R1L < 8
            MOV.B       R1L,        R1H         ;
            SUBX        #H'08,      R1H         ;  R1L − 8 → R1H
            BTST        R1H,        R0H         ;  Test R1H bit in EBR1 (R0H)
            BNE         PREWRT                  ;  If R1H bit in EBR1 (R0H) is 1, branch to PREWRT
            BRA         PWADD1                  ;  If R1H bit in EBR1 (R0H) is 0, branch to PWADD1
EBR2PW: BTST        R1L,        R0L         ;  Test R1L bit in EBR2 (R0L)
            BNE         PREWRT                  ;  If R1L bit in EBR2 (R0H) is 1, branch to PREWRT
PWADD1: INC         R1L                     ;  R1L + 1 → R1L
            MOV.W       @R2+,       R3          ;  Dummy-increment R2
            BRA         PRETST                  ;
```

406

HITACHI

```
; Execute prewrite
PREWRT:    MOV.W      @R2+,       R3        ; Prewrite starting address
PREW:      MOV.B      #H'00,      R6L       ; Prewrite-verify fail counter
           MOV.W      #H'a,       R5        ; Prewrite-verify loop counter
PREWRS:    INC        R6L                   ; Prewrite-verify fail counter + 1 → R6L
           MOV.B      #H'00       R1H       ;
           MOV.B      R1H,        @R3       ; Write H'00
           MOV.W      #H'A578,    R4        ;
           MOV.W      R4,         @TCSR     ; Start watchdog timer
           MOV.W      R5,         R4        ; Set prewrite loop counter
           BSET       #0,         @FLMCR:8  ; Set P bit
LOOPR1:    SUBS       #1,         R4        ;
           MOV.W      R4,         R4        ;
           BNE        LOOPR1                ; Wait loop
           BCLR       #0,         @FLMCR:8  ; Clear P bit
           MOV.W      #H'A500,    R4        ;
           MOV.W      R4,         @TCSR     ; Stop watchdog timer

           MOV.B      #H'c,       R4H       ; Set prewrite-verify loop counter
LOOPR2:    DEC        R4H                   ;
           BNE        LOOPR2                ; Wait loop
           MOV.B      @R3,        R1H       ; Read data = H'00?
           BEQ        PWVFOK                ; If read data = H'00 branch to PWVFOK
           CMP.B      #H'32,      R6L       ; Prewrite-verify executed 50 times?
           BEQ        ABEND1                ; If prewrite-verify executed 50 times, branch to ABEND1
           BRA        PREWRS                ; Prewrite again

ABEND1:    Programming error

PWVFOK:    ADDS       #1,         R3        ; Address + 1 → R3
           MOV.W      @R2,        R4        ; Top address of next block
           CMP.W      R4,         R3        ; Last address?
           BNE        PREW                  ; If not last address, prewrite next address
PWADD2:    INC        R1L                   ; Used to test R1L+1 bit in R0
           BRA        PRETST                ; Branch to PRETST

; Execute erase
ERASES:    MOV.W      #H'0000,    R6        ; Erase-verify fail counter
           MOV.W      #H'd,       R5        ; Set erase loop count
ERASE:     ADDS       #1,         R6        ; Erase-verify fail counter + 1 → R6
           MOV.W      #H'e,       R4        ;
           MOV.W      R4,         @TCSR     ; Start watchdog timer
           MOV.W      R5,         R4        ; Set erase loop counter
           BSET       #1,         @FLMCR:8  ; Set E bit
LOOPE:     NOP
           NOP
           NOP
           NOP
           SUBS       #1,         R4        ;
           MOV.W      R4,         R4        ;
           BNE        LOOPE                 ; Wait loop
           BCLR       #1,         @FLMCR:8  ; Clear E bit
           MOV.W      #H'A500,    R4        ;
           MOV.W      R4,         @TCSR     ; Stop watchdog timer
```

407

HITACHI

```
        ; Execute erase-verify
EVR:        MOV.W    #RAMSTR,    R2       ; Starting transfer destination address (RAM)
            MOV.W    #ERVADR,    R3       ;
            ADD.W    R3,         R2       ; #RAMSTR + #ERVADR → R2
            MOV.W    #START,     R3       ;
            SUB.W    R3,         R2       ; Address of data area used in RAM

            MOV.B    #H'00,      R1L      ; Used to test R1L bit in R0
            MOV.B    #H'b,       R4H      ; Set erase-verify loop counter
            BSET     #3,         @FLMCR:8 ; Set EV bit
LOOPEV:     DEC      R4H                  ;
            BNE      LOOPEV               ; Wait loop
EBRTST:     CMP.B    #H'0C,      R1L      ; R1L = H'0C?
            BEQ      HANTEI               ; If finished checking all R0 bits, branch to HANTEI
            CMP.B    #H'08,      R1L      ;
            BMI      EBR2EV               ; Test EBR1 if R1L ≥ 8, or EBR2 if R1L < 8
            MOV.B    R1L,        R1H      ;
            SUBX     #H'08,      R1H      ; R1L – 8 → R1H
            BTST     R1H,        R0H      ; Test R1H bit in EBR1 (R0H)
            BNE      ERSEVF               ; If R1H bit in EBR1 (R0H) is 1, branch to ERSEVF
            BRA      ADD01                ; If R1H bit in EBR1 (R0H) is 0, branch to ADD01
EBR2EV:     BTST     R1L,        R0L      ; Test R1L bit in EBR2 (R0L)
            BNE      ERSEVF               ; If R1L bit in EBR2 (R0H) is 1, branch to ERSEVF
ADD01:      INC      R1L                  ; R1L + 1 → R1L
            MOV.W    @R2+,       R3       ; Dummy-increment R2
            BRA      EBRTST               ;

ERASE1:     BRA      ERASE                ; Branch to ERASE via Erase 1

ERSEVF:     MOV.W    @R2+,       R3       ; Top address of block to be erase-verified
EVR2:       MOV.B    #H'FF,      R1H      ;
            MOV.B    R1H,        @R3      ; Dummy write
            MOV.B    #H'c,       R4H      ; Set erase-verify loop counter
LOOPEP:     DEC      R4H                  ;
            BNE      LOOPEP               ; Wait loop
            MOV.B    @R3+,       R1H      ; Read
            CMP.B    #H'FF,      R1H      ; Read data = H'FF?
            BNE      BLKAD                ; If read data ≠ H'FF branch to BLKAD
            MOV.W    @R2,        R4       ; Top address of next block
            CMP.W    R4,         R3       ; Last address of block?
            BNE      EVR2

            CMP.B    #H'08,      R1L      ;
            BMI      SBCLR                ; Test EBR1 if R1L ≥ 8, or EBR2 if R1L < 8
            MOV.B    R1L,        R1H      ;
            SUBX     #H'08,      R1H      ; R1L – 8 → R1H
            BCLR     R1H,        R0H      ; Clear R1H bit in EBR1 (R0H)
            BRA      BLKAD                ;
SBCLR:      BCLR     R1L,        R0L      ; Clear R1L bit in EBR2 (R0L)
BLKAD:      INC      R1L                  ; R1L + 1 →R1L
            BRA      EBRTST               ;

HANTEI:     BCLR     #3,         @FLMCR:8 ; Clear EV bit
            MOV.W    R0,         @EBR1    ;
            BEQ      EOWARI               ; If EBR1/EBR2 is all 0, erasing ended normally
```

408

HITACHI

```
BRER:     MOV.W     #H'0BB8,   R4        ;
          CMP.W     R4,        R6        ; Erase-verify executed 3000 times?
          BNE       ERASE1               ; If erase-verify not executed 3000 times, erase again
          BRA       ABEND2               ; If erase-verify executed 3000 times, branch to ABEND2

;————< Block address table used in erase-verify> ————
          .ALIGN    2
ERVADR:   .DATA.W   H'0000               ; SB0
          .DATA.W   H'0080               ; SB1
          .DATA.W   H'0100               ; SB2
          .DATA.W   H'0180               ; SB3
          .DATA.W   H'0200               ; SB4
          .DATA.W   H'0400               ; SB5
          .DATA.W   H'0800               ; SB6
          .DATA.W   H'0C00               ; SB7
          .DATA.W   H'1000               ; LB0
          .DATA.W   H'2000               ; LB1
          .DATA.W   H'4000               ; LB2
          .DATA.W   H'6000               ; LB3
          .DATA.W   H'8000               ; FLASH END


EOWARI:   Erase end
ABEND2:   Erase error
```

Loop Counter Values in Programs and Watchdog Timer Overflow Interval Settings: The setting of #a, #b, #c, #d, and #e values in the programs depends on the clock frequency. Tables 19.9 (1) and (2) indicate sample loop counter settings for typical clock frequencies. However, #e is set according to table 19.10.

As a software loop is used, calculated values including percent errors may not be the same as actual values. Therefore, the values are set so that the total programming time and total erase time do not exceed 1 ms and 30 s, respectively.

The maximum number of writes in the program, N, is set to 50.

Programming and erasing in accordance with the flowcharts is achieved by setting #a, #b, #c, and #d in the programs as shown in tables 19.9 (1) and (2). #e should be set as shown in table 19.10.

Wait state insertion is inhibited in these programs. If wait states are to be used, the setting should be made after the program ends. The setting value for the watchdog timer (WDT) overflow time is calculated based on the number of instructions between starting and stopping of the WDT, including the write time and erase time. Therefore, no other instructions should be added between starting and stopping of the WDT in this program example.

409

HITACHI

Table 19.9 (1) #a, #b, #c, and #d Setting Values for Typical Clock Frequencies with Program Running in the On-Chip Memory (RAM)

Variable		Time Setting	Clock Frequency			
			f = 16 MHz Counter Setting Value	f = 10 MHz Counter Setting Value	f = 8 MHz Counter Setting Value	f = 2 MHz Counter Setting Value
$a_{(f)}$	Programming time	20 µs	H'0028	H'0019	H'0014	H'0005
$b_{(f)}$	tvs1	4 µs	H'0B	H'07	H'06	H'02
$c_{(f)}$	tvs2	2 µs	H'06	H'04	H'03	H'01
$d_{(f)}$	Erase time	10 ms	H'2710	H'186A	H'1388	H'04E2

Table 19.9 (2) #a, #b, #c, and #d Setting Values for Typical Clock Frequencies with Program Running in the External Device

Variable		Time Setting	Clock Frequency			
			f = 16 MHz Counter Setting Value	f = 10 MHz Counter Setting Value	f = 8 MHz Counter Setting Value	f = 2 MHz Counter Setting Value
$a_{(f)}$	Programming time	20 µs	H'000D	H'0008	H'0006	H'0001
$b_{(f)}$	tvs1	4 µs	H'04	H'03	H'02	H'01
$c_{(f)}$	tvs2	2 µs	H'02	H'02	H'01	H'01
$d_{(f)}$	Erase time	10 ms	H'0D05	H'0823	H'0682	H'01A0

HITACHI

Formula: When using a clock frequency not shown in tables 19.9 (1) and (2), follow the formula below. The calculation is based on a clock frequency of 10 MHz.

After calculating a(f) and d(f) in the decimal system, omit the first decimal figures, and convert them to the hexadecimal system, so that a(f) and d(f) are set to 20 µs or less and 10 ms or less, respectively.

After calculating b(f) and c(f) in the decimal system, raise the first decimal figures, and convert them to the hexadecimal system, so that b(f) and c(f) are set to 4 µs or more and 2 µs or more, respectively.

$$\text{a (f) to d (f)} = \frac{\text{Clock frequency f [MHz]}}{10} \times \text{a (f = 10) to d (f = 10)}$$

Examples for a program running in on-chip memory (RAM) at a clock frequency of 12 MHz:

$$\text{a (f)} = \frac{12}{10} \times 25 = 30 \approx 30 = \text{H'001E}$$

$$\text{b (f)} = \frac{12}{10} \times 7 = 8.4 \approx 9 = \text{H'09}$$

$$\text{c (f)} = \frac{12}{10} \times 4 = 4.8 \approx 5 = \text{H'05}$$

$$\text{d (f)} = \frac{12}{10} \times 6250 = 7500 \approx 7500 = \text{H'1D4C}$$

Table 19.10 Watchdog Timer Overflow Interval Settings (#e Setting Value According to Clock Frequency)

	Variable
Clock Frequency [MHz]	**e (f)**
10 MHz ≤ frequency ≤ 16 MHz	H'A57F
2 MHz ≤ frequency < 10 MHz	H'A57E

HITACHI

19.4.7　Prewrite Verify Mode

Prewrite-verify mode is a verify mode used when programming all bits to equalize their threshold voltages before erasing them.

Program all flash memory to H'00 by writing H'00 using the prewrite algorithm shown in figure 19.10. H'00 should also be written when using RAM for flash memory emulation (when prewriting a RAM area). (This also applies when using RAM to emulate flash memory erasing with an emulator or other support tool.) After the necessary programming time has elapsed, exit program mode (by clearing the P bit to 0) and select prewrite-verify mode (leave the P, E, PV, and EV bits all cleared to 0). In prewrite-verify mode, a prewrite-verify voltage is applied to the memory cells at the read address. If the flash memory is read in this state, the data at the read address will be read. After selecting prewrite-verify mode, wait 4 µs or more before reading.

Note:　For a sample prewriting program, see the prewrite subroutine in the sample erasing program.

19.4.8　Protect Modes

Flash memory can be protected from programming and erasing by software or hardware methods. These two protection modes are described below.

Software Protection: Prevents transitions to program mode and erase mode even if the P or E bit is set in the flash memory control register (FLMCR). Details are as follows.

Protection	Description	Function		
		Program	Erase	Verify[1]
Block protect	Individual blocks can be protected from erasing and programming by the erase block registers (EBR1 and EBR2). If H'F0 is set in EBR1 and H'00 in EBR2, all blocks are protected from erasing and programming.	Disabled	Disabled	Enabled
Emulation protect[2]	When the RAMS or RAM0 bit, but not both, is set in the wait-state control register (WSCR), all blocks are protected from programming and erasing.	Disabled	Disabled[3]	Enabled

Notes:　*1　Three modes: program-verify, erase-verify, and prewrite-verify.
　　　　*2　Except in RAM areas overlapped onto flash memory.
　　　　*3　All blocks are erase-disabled. It is not possible to specify individual blocks.

412

HITACHI

Hardware Protection: Suspends or disables the programming and erasing of flash memory, and resets the flash memory control register (FLMCR) and erase block registers (EBR1 and EBR2). Details of hardware protection are as follows.

Protection	Description	Function Program	Erase	Verify[*1]
Programing voltage (V_{PP}) protect	When 12 V is not applied to the FV_{PP} pin, FLMCR, EBR1, and EBR2 are initialized, disabling programming and erasing. To obtain this protection, V_{PP} should not exceed V_{CC}.[*3]	Disabled	Disabled[*2]	Disabled
Reset and standby protect	When a reset occurs (including a watchdog timer reset) or standby mode is entered, FLMCR, EBR1, and EBR2 are initialized, disabling programming and erasing. Note that $\overline{RES}$ input does not ensure a reset unless the $\overline{RES}$ pin is held low for at least 20 ms at power-up (to enable the oscillator to settle), or at least ten system clock cycles (10ø) during operation.	Disabled	Disabled[*2]	Disabled
Interrupt protect	To prevent damage to the flash memory, if interrupt input occurs while flash memory is being programmed or erased, programming or erasing is aborted immediately. The settings in FLMCR, EBR1, and EBR2 are retained. This type of protection can be cleared only by a reset.	Disabled	Disabled[*2]	Enabled

Notes: *1 Three modes: program-verify, erase-verify, and prewrite-verify.
    *2 All blocks are erase-disabled. It is not possible to specify individual blocks.
    *3 For details, see section 19.7, Flash Memory Programming and Erasing Precautions.

19.4.9 Interrupt Handling during Flash Memory Programming and Erasing

If an interrupt occurs[*1] while flash memory is being programmed or erased (while the P or E bit of FLMCR is set), the following operating states can occur.

- If an interrupt is generated during programming or erasing, programming or erasing is aborted to protect the flash memory. Since memory cell values after a forced interrupt are indeterminate, the system will not operate correctly after such an interrupt.

- Program runaway may result because the vector table could not be read correctly in interrupt exception handling during programming or erasure[*2].

413

HITACHI

For NMI interrupts while flash memory is being programmed or erased, these malfunction and runaway problems can be prevented by using the RAM overlap function with the settings described below.

1. Do not store the NMI interrupt-handling routine[*3] in the flash memory area (H'0000 to H'7FFF). Store it elsewhere (in RAM, for example).

2. Set the NMI interrupt vector in address H'FC06 in RAM (corresponding to H'0006 in flash memory).

3. After the above settings, set both the RAMS and RAM0 bits to 1 in WSCR. [*4]

Due to the setting of step 3, if an interrupt signal is input while 12 V is applied to the FV_{PP} pin, the RAM overlap function is enabled and part of the RAM (H'FC00 to H'FC7F) is overlapped onto the small-block area of flash memory (H'0000 to H'007F). As a result, when an interrupt is input, the vector is read from RAM, not flash memory, so the interrupt is handled normally even if flash memory is being programmed or erased. This can prevent malfunction and runaway.

Notes: *1 When the interrupt mask bit (I) of the condition control register (CCR) is set to 1, all interrupts except NMI are masked. For details see (2) in section 2.2.2, Control Registers.

    *2 The vector table might not be read correctly for one of the following reasons:

- If flash memory is read while it is being programmed or erased (while the P or E bit of FLMCR is set), the correct value cannot be read.

- If no value has been written for the NMI entry in the vector table yet, NMI exception handling will not be executed correctly.

    *3 This routine should be programmed so as to prevent microcontroller runaway.

    *4 For details on WSCR settings, see section 19.2.4, Wait-State Control Register.

Notes on Interrupt Handling in Boot Mode: In boot mode, the settings described above concerning NMI interrupts are carried out, and NMI interrupt handling (but not other interrupt handling) is enabled while the boot program is executing. Note the following points concerning the user program.

- If interrupt handling is required
  — Load the NMI vector (H'FB80) into address H'FC06 in RAM (the 38th byte of the transferred user program should be H'FB80).
  — The interrupt handling routine used by the boot program is stored in addresses H'FB80 to H'FB8F in RAM. Make sure that the user program does not overwrite this area.

- If interrupt handling is not required

  Since the RAMS and RAM0 bits remain set to 1 in WSCR, make sure that the user program disables the RAM overlap by clearing the RAMS and RAM0 bits both to 0.

414

HITACHI

19.5 Flash Memory Emulation by RAM

Erasing and programming flash memory takes time, which can make it difficult to tune parameters and other data in real time. If necessary, real-time updates of flash memory can be emulated by overlapping the small-block flash-memory area with part of the RAM (H'FC00 to H'FD7F). This RAM reassignment is performed using bits 7 and 6 of the wait-state control register (WSCR).

After a flash memory area has been overlapped by RAM, the RAM area can be accessed from two address areas: the overlapped flash memory area, and the original RAM area (H'FC00 to H'FD7F). Table 19.11 indicates how to reassign RAM.

Wait-State Control Register (WSCR)[2]

Bit	7	6	5	4	3	2	1	0
	RAMS	RAM0	CKDBL	—	WMS1	WMS0	WC1	WC0
Initial value[1]	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Notes: [1] WSCR is initialized by a reset and in hardware standby mode. It is not initialized in software standby mode.

[2] For details of WSCR settings, see section 19.2.4, Wait-State Control Register (WSCR).

Table 19.11 RAM Area Selection

Bit 7: RAMS	Bit 6: RAMO	RAM Area	ROM Area
0	0	None	—
	1	H'FC80 to H'FCFF	H'0080 to H'00FF
1	0	H'FC80 to H'FD7F	H'0080 to H'017F
	1	H'FC00 to H'FC7F	H'0000 to H'007F

HITACHI

Example of Emulation of Real-Time Flash-Memory Update

Procedure

1. Overlap part of RAM (H'FC80 to H'FCFF) onto the area requiring real-time update (SB1). (Set WSCR bits 7 and 6 to 01.)

2. Perform real-time updates in the overlapping RAM.

3. After finalization of the update data, clear the RAM overlap (by clearing the RAMS and RAM0 bits).

4. Read the data written in RAM addresses H'FC80 to H'FCFF out externally, then program the flash memory area, using this data as part of the program data.

Figure 19.12   Example of RAM Overlap

416

HITACHI

Notes on Use of RAM Emulation Function

- Notes on Applying, Releasing, and Shutting Off the Programming Voltage (V_{PP})

  Care is necessary to avoid errors in programming and erasing when applying, releasing, and shutting off V_{PP}, just as in the on-board programming modes. In particular, even if the emulation function is being used, make sure that the watchdog timer is set when the P or E bit of the flash memory control register (FLMCR) has been set, to prevent errors in programming and erasing due to program runaway while V_{PP} is applied.

  For details see section 19.7, Flash Memory Programming and Erasing Precautions (5).

HITACHI

19.6 Flash Memory Writer Mode (H8/3434F)

19.6.1 Writer Mode Setting

The on-chip flash memory of the H8/3434F can be programmed and erased not only in the on-board programming modes but also in writer mode, using a PROM programmer.

19.6.2 Socket Adapter and Memory Map

Programs can be written and verified by attaching a special 100-pin/32-pin socket adapter to the PROM programmer. Table 19.12 gives ordering information for the socket adapter. Figure 19.13 shows a memory map in writer mode. Figure 19.14 shows the socket adapter pin interconnections.

Table 19.12 Socket Adapter

Microcontroller	Package	Socket Adapter
HD64F3434F16	100-pin QFP	HS3434ESHF1H
HD64F3434TF16	100-pin TQFP	HS3434ESNF1H

Figure 19.13 Memory Map in Writer Mode

HITACHI

H8/3434F		Socket Adapter	HN28F101 (32 Pins)	
Pin No. FP-100B, TFP-100B	Pin Name		Pin Name	Pin No.
8	$\overline{STBY}$/FV$_{PP}$		V$_{PP}$	1
7	$\overline{NMI}$		FA$_9$	26
18	P9$_5$		FA$_{16}$	2
19	P9$_4$		FA$_{15}$	3
22	P9$_3$		$\overline{WE}$	31
82	P3$_0$		FO$_0$	13
83	P3$_1$		FO$_1$	14
84	P3$_2$		FO$_2$	15
85	P3$_3$		FO$_3$	17
86	P3$_4$		FO$_4$	18
87	P3$_5$		FO$_5$	19
88	P3$_6$		FO$_6$	20
89	P3$_7$		FO$_7$	21
79	P1$_0$		FA$_0$	12
78	P1$_1$		FA$_1$	11
77	P1$_2$		FA$_2$	10
76	P1$_3$		FA$_3$	9
75	P1$_4$		FA$_4$	8
74	P1$_5$		FA$_5$	7
73	P1$_6$		FA$_6$	6
72	P1$_7$		FA$_7$	5
67	P2$_0$		FA$_8$	27
66	P2$_1$		$\overline{OE}$	24
65	P2$_2$		FA$_{10}$	23
64	P2$_3$		FA$_{11}$	25
63	P2$_4$		FA$_{12}$	4
62	P2$_5$		FA$_{13}$	28
61	P2$_6$		FA$_{14}$	29
60	P2$_7$		$\overline{CE}$	22
24, 25, 29, 32, 16	P9$_1$, P9$_0$, P6$_3$, P6$_4$, P9$_7$		V$_{CC}$	32
5, 6, 23,35	MD$_1$, MD$_0$, P9$_2$, P6$_7$		V$_{SS}$	16
36, 37	AV$_{ref}$, AV$_{CC}$			
4, 9, 59	V$_{CC}$B, V$_{CC}$			
46	AV$_{SS}$			
15, 70, 71, 92	V$_{SS}$			
1	$\overline{RES}$	Power-on reset circuit		
2, 3	XTAL, EXTAL	Oscillator circuit		
Other pins	NC (OPEN)			

Legend:

V$_{PP}$: Programming power supply
FO$_7$ to FO$_0$: Data input/output
FA$_{16}$ to FA$_0$: Address input
$\overline{OE}$: Output enable
$\overline{CE}$: Chip enable
$\overline{WE}$: Write enable

Figure 19.14   Wiring of Socket Adapter

419

HITACHI

19.6.3 Operation in Writer Mode

The program/erase/verify specifications in writer mode are the same as for the standard HN28F101 flash memory. However, since the H8/3434F does not support product name recognition mode, the programmer cannot be automatically set with the device name. Table 19.13 indicates how to select the various operating modes.

Table 19.13 Operating Mode Selection in Writer Mode

		Pins						
Mode		**FV$_{PP}$**	**V$_{CC}$**	**$\overline{CE}$**	**$\overline{OE}$**	**$\overline{WE}$**	**D$_7$ to D$_0$**	**A$_{16}$ to A$_0$**
Read	Read	V$_{CC}$	V$_{CC}$	L	L	H	Data output	Address input
	Output disable	V$_{CC}$	V$_{CC}$	L	H	H	High impedance	
	Standby	V$_{CC}$	V$_{CC}$	H	X	X	High impedance	
Command write	Read	V$_{PP}$	V$_{CC}$	L	L	H	Data output	
	Output disable	V$_{PP}$	V$_{CC}$	L	H	H	High impedance	
	Standby	V$_{PP}$	V$_{CC}$	H	X	X	High impedance	
	Write	V$_{PP}$	V$_{CC}$	L	H	L	Data input	

Note: Be sure to set the FV$_{PP}$ pin to V$_{CC}$ in these states. If it is set to 0 V, hardware standby mode will be entered, even when in writer mode, resulting in incorrect operation.

Legend:

L: Low level

H: High level

V$_{PP}$:   V$_{PP}$ level

V$_{CC}$:   V$_{CC}$ level

X: Don't care

HITACHI

Table 19.14   Writer Mode Commands

Command	Cycles	1st Cycle			2nd Cycle		
		Mode	Address	Data	Mode	Address	Data
Memory read	1	Write	X	H'00	Read	RA	Dout
Erase setup/erase	2	Write	X	H'20	Write	X	H'20
Erase-verify	2	Write	EA	H'A0	Read	X	EVD
Auto-erase setup/ auto-erase	2	Write	X	H'30	Write	X	H'30
Program setup/ program	2	Write	X	H'40	Write	PA	PD
Program-verify	2	Write	X	H'C0	Read	X	PVD
Reset	2	Write	X	H'FF	Write	X	H'FF

PA: Program address

EA: Erase-verify address

RA: Read address

PD: Program data

PVD: Program-verify output data

EVD: Erase-verify output data

HITACHI

High-Speed, High-Reliability Programming: Unused areas of the H8/3434F flash memory contain H'FF data (initial value). The H8/3434F flash memory uses a high-speed, high-reliability programming procedure. This procedure provides enhanced programming speed without subjecting the device to voltage stress and without sacrificing the reliability of programmed data. Figure 19.15 shows the basic high-speed, high-reliability programming flowchart. Tables 19.15 and 19.16 list the electrical characteristics during programming.

```
                          ┌─────────┐
                          │  Start  │
                          └─────────┘
                               │
                    ┌──────────────────────┐
                    │ Set V_PP = 12.0 V ±0.6 V │
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │     Address = 0       │
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │        n = 0          │
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │    n + 1 → n          │
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │ Program setup command │
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │   Program command     │
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │    Wait (25 µs)       │
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │ Program-verify command│
                    └──────────────────────┘
                               │
                    ┌──────────────────────┐
                    │    Wait (6 µs)        │
                    └──────────────────────┘
                               │
                         ◇ Verification? ◇ ── No go ──┐
                               │ Go                    │
                         ◇ Last address? ◇          ◇ n = 20? ◇ ── No ──┐
                               │ Yes                   │ Yes             │
                    ┌──────────────────────┐       ┌────────┐
                    │   Set V_PP = V_CC     │       │  Fail  │
                    └──────────────────────┘       └────────┘
                               │
                          ┌─────────┐
                          │   End   │
                          └─────────┘
```

Figure 19.15   High-Speed, High-Reliability Programming

HITACHI

High-Speed, High-Reliability Erasing: The H8/3434F flash memory uses a high-speed, high-reliability erasing procedure. This procedure provides enhanced erasing speed without subjecting the device to voltage stress and without sacrificing data reliability. Figure 19.16 shows the basic high-speed, high-reliability erasing flowchart. Tables 19.15 and 19.16 list the electrical characteristics during erasing.

Note: * Follow the high-speed, high-reliability programming flowchart in programming all bits. If some bits are already programmed to 0, program only the bits that have not yet been programmed.

Figure 19.16   High-Speed, High-Reliability Erasing

423

HITACHI

Table 19.15 DC Characteristics in Writer Mode

(Conditions: V_{CC} = 5.0 V ±10%, V_{PP} = 12.0 V ±0.6 V, V_{SS} = 0 V, T_a = 25°C ±5°C)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input high voltage	FO_7 to FO_0, FA_{16} to FA_0, $\overline{OE}$, $\overline{CE}$, $\overline{WE}$ / V_{IH}	2.2	—	V_{CC} + 0.3	V	
Input low voltage	FO_7 to FO_0, FA_{16} to FA_0, $\overline{OE}$, $\overline{CE}$, $\overline{WE}$ / V_{IL}	–0.3	—	0.8	V	
Output high voltage	FO_7 to FO_0 / V_{OH}	2.4	—	—	V	I_{OH} = –200 µA
Output low voltage	FO_7 to FO_0 / V_{OL}	—	—	0.45	V	I_{OL} = 1.6 mA
Input leakage current	FO_7 to FO_0, FA_{16} to FA_0, $\overline{OE}$, $\overline{CE}$, $\overline{WE}$ / $\lvert I_{LI} \rvert$	—	—	2	µA	Vin = 0 to V_{CC}
V_{CC} current — Read	I_{CC}	—	40	80	mA	
V_{CC} current — Program	I_{CC}	—	40	80	mA	
V_{CC} current — Erase	I_{CC}	—	40	80	mA	
FV_{PP} current — Read	I_{PP}	—	—	10	µA	V_{PP} = 5.0 V
		—	10	20	mA	V_{PP} = 12.6 V
FV_{PP} current — Program	I_{PP}	—	20	40	mA	V_{PP} = 12.6 V
FV_{PP} current — Erase	I_{PP}	—	20	40	mA	V_{PP} = 12.6 V

HITACHI

Table 19.16 AC Characteristics in Writer Mode

(Conditions: $V_{CC} = 5.0$ V $\pm 10\%$, $V_{PP} = 12.0$ V ± 0.6 V, $V_{SS} = 0$ V, $T_a = 25°C \pm 5°C$)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Command write cycle	t_{CWC}	120	—	—	ns	Figure 19.17
Address setup time	t_{AS}	0	—	—	ns	Figure 19.18*
Address hold time	t_{AH}	60	—	—	ns	Figure 19.19
Data setup time	t_{DS}	50	—	—	ns	
Data hold time	t_{DH}	10	—	—	ns	
$\overline{CE}$ setup time	t_{CES}	0	—	—	ns	
$\overline{CE}$ hold time	t_{CEH}	0	—	—	ns	
V_{PP} setup time	t_{VPS}	100	—	—	ns	
V_{PP} hold time	t_{VPH}	100	—	—	ns	
$\overline{WE}$ programming pulse width	t_{WEP}	70	—	—	ns	
$\overline{WE}$ programming pulse high time	t_{WEH}	40	—	—	ns	
$\overline{OE}$ setup time before command write	t_{OEWS}	0	—	—	ns	
$\overline{OE}$ setup time before verify	t_{OERS}	6	—	—	µs	
Verify access time	t_{VA}	—	—	500	ns	
$\overline{OE}$ setup time before status polling	t_{OEPS}	120	—	—	ns	
Status polling access time	t_{SPA}	—	—	120	ns	
Program wait time	t_{PPW}	25	—	—	ns	
Erase wait time	t_{ET}	9	—	11	ms	
Output disable time	t_{DF}	0	—	40	ns	
Total auto-erase time	t_{AET}	0.5	—	30	s	

Note: $\overline{CE}$, $\overline{OE}$, and $\overline{WE}$ should be high during transitions of V_{PP} from 5 V to 12 V and from 12 V to 5 V.

* Input pulse level: 0.45 V to 2.4 V

  Input rise time and fall time ≤ 10 ns

  Timing reference levels: 0.8 V and 2.0 V for input; 0.8 V and 2.0 V for output

HITACHI

Figure 19.17   Auto-Erase Timing

HITACHI

Figure 19.18   High-Speed, High-Reliability Programming Timing

HITACHI

427

Figure 19.19 Erase Timing

Note: Erase-verify data output values may be intermediate between 1 and 0 before erasing has been completed.

19.7   Flash Memory Programming and Erasing Precautions

Read these precautions before using writer mode, on-board programming mode, or flash memory emulation by RAM.

(1) Program with the specified voltages and timing.

The rated programming voltage (V_{PP}) of the flash memory is 12.0 V.

If the PROM programmer is set to Hitachi HN28F101 specifications, V_{PP} will be 12.0 V. Applying voltages in excess of the rating can permanently damage the device. Take particular care to ensure that the PROM programmer peak overshoot does not exceed the rated limit of 13 V.

(2) Before programming, check that the chip is correctly mounted in the PROM programmer. Overcurrent damage to the device can result if the index marks on the PROM programmer socket, socket adapter, and chip are not correctly aligned.

(3) Don't touch the socket adapter or chip while programming. Touching either of these can cause contact faults and write errors.

428

HITACHI

(4) Set H'FF as the PROM programmer buffer data for addresses H'8000 to H'1FFFF. The H8/3434F PROM size is 32 kbytes. Addresses H'8000 to H'1FFFF always read H'FF, so if H'FF is not specified as programmer data, a verify error will occur.

(5) Notes on applying, releasing, and shutting off the programming voltage (V$_{PP}$)

Note: In this section, the application, release, and shutting-off of V$_{PP}$ are defined as follows.
Application: A rise in voltage from V$_{CC}$ to 12 V $\pm$ 0.6 V.
Release: A drop in voltage from 12 V $\pm$ 0.6 V to V$_{CC}$.
Shut-off: No applied voltage (floating).

- Apply the programming voltage (V$_{PP}$) after the rise of V$_{CC}$, and release V$_{PP}$ before shutting off V$_{CC}$.
  To prevent unintended programming or erasing of flash memory, in these power-on and power-off timings, the application, release, and shutting-off of V$_{PP}$ must take place when the microcontroller is in a stable operating condition as defined below.

  Stable operating condition

  — The V$_{CC}$ voltage must be stabilized within the rated voltage range (V$_{CC}$ = 2.7 V to 5.5 V)*

    If V$_{PP}$ is applied, released, or shut off while the microcontroller's V$_{CC}$ voltage is not within the rated voltage range (V$_{CC}$ = 2.7 to 5.5 V)*, since microcontroller operation is unstable, the flash memory may be programmed or erased by mistake. This can occur even if V$_{CC}$ = 0 V. To prevent changes in the V$_{CC}$ power supply when V$_{PP}$ is applied, be sure that the power supply is adequately decoupled with inserting bypass capacitors.

    Note: * In the LH version, V$_{CC}$ = 3.0 V to 5.5 V.

  — Clock oscillation must be stabilized (the oscillation settling time must have elapsed), and oscillation must not be stopped

    When turning on V$_{CC}$ power, hold the $\overline{RES}$ pin low during the oscillation settling time (t$_{OSC1}$ = 20 ms), and do not apply V$_{PP}$ until after this time.

  — The microcontroller must be in the reset state, or in a state in which a reset has ended normally (reset has been released) and flash memory is not being accessed

    Apply or release V$_{PP}$ either in the reset state, or when the CPU is not accessing flash memory (when a program in on-chip RAM or external memory is executing). Flash memory cannot be read normally at the instant when V$_{PP}$ is applied or released. Do not read flash memory while V$_{PP}$ is being applied or released.

    For a reset during operation, apply or release V$_{PP}$ only after the $\overline{RES}$ pin has been held low for at least ten system clock cycles (10ø).

429

HITACHI

— The P and E bits must be cleared in the flash memory control register (FLMCR)

When applying or releasing V_{PP}, make sure that the P or E bit is not set by mistake.

— No program runaway

When V_{PP} is applied, program execution must be supervised, e.g. by the watchdog timer.

These power-on and power-off timing requirements should also be satisfied in the event of a power failure and in recovery from a power failure. If these requirements are not satisfied, overprogramming or overerasing may occur due to program runaway etc., which could cause memory cells to malfunction.

- The V_{PP} flag is set and cleared by a threshold decision on the voltage applied to the FV_{PP} pin. The threshold level is between approximately $V_{CC} + 2$ V to 11.4 V.

When this flag is set, it becomes possible to write to the flash memory control register (FLMCR) and the erase block registers (EBR1 and EBR2), even though the V_{PP} voltage may not yet have reached the programming voltage range of 12.0 ± 0.6 V.

Do not actually program or erase the flash memory until V_{PP} has reached the programming voltage range.

The programming voltage range for programming and erasing flash memory is 12.0 ± 0.6 V (11.4 V to 12.6 V). Programming and erasing cannot be performed correctly outside this range. When not programming or erasing the flash memory, ensure that the V_{PP} voltage does not exceed the V_{CC} voltage. This will prevent unintended programming and erasing.

In this chip, the same pin is used for $\overline{STBY}$ and FV_{PP}. When this pin is driven low, a transition is made to hardware standby mode. This happens not only in the normal operating modes (modes 1, 2, and 3), but also when programming the flash memory with a PROM programmer. When programming with a PROM programmer, therefore, use a programmer which sets this pin to the V_{CC} level when not programming (FV_{PP}=12 V).

430

HITACHI

Figure 19.20 V$_{PP}$ Power-On and Power-Off Timing

(6) Do not apply 12 V to the FV$_{PP}$ pin during normal operation.

To prevent accidental programming or erasing due to microcontroller program runaway etc., apply 12 V to the V$_{PP}$ pin only when the flash memory is programmed or erased, or when flash memory is emulated by RAM. Overprogramming or overerasing due to program runaway can cause memory cells to malfunction. Avoid system configurations in which 12 V is always applied to the FV$_{PP}$ pin.

While 12 V is applied, the watchdog timer should be running and enabled to halt runaway program execution, so that program runaway will not lead to overprogramming or overerasing.

431

HITACHI

(7) Design a current margin into the programming voltage (V_{PP}) power supply. Ensure that V_{PP} will not depart from 12.0 ±0.6 V (11.4 V to 12.6 V) during programming or erasing. Programming and erasing may become impossible outside this range.

(8) Ensure that peak overshoot does not exceed the rated value at the FV_{PP} and MD_1 pins. Connect decoupling capacitors as close to the FV_{PP} and MD_1 pins as possible.

Also connect decoupling capacitors to the MD_1 pin in the same way when boot mode is used.

Note: Also connect decoupling capacitors to the MD_1 pin in the same way when boot mode is used.

Figure 19.21 V_{PP} Power Supply Circuit Design (Example)

(9) Use the recommended algorithms for programming and erasing flash memory. These algorithms are designed to program and erase without subjecting the device to voltage stress and without sacrificing the reliability of programmed data.

Before setting the program (P) or erase (E) bit in the flash memory control register (FLMCR), set the watchdog timer to ensure that the P or E bit does not remain set for more than the specified time.

(10) For details on interrupt handling while flash memory is being programmed or erased, see the notes on NMI interrupt handling in section 19.4.9, Interrupt Handling during Flash Memory Programming and Erasing.

432

HITACHI

(11) Cautions on Accessing Flash Memory Control Registers

1. Flash memory control register access state in each operating mode

   The H8/3434F has flash memory control registers located at addresses H'FF80 (FLMCR), H'FF82 (EBR1), and H'FF83 (EBR2). These registers can only be accessed when 12 V is applied to the flash memory program power supply pin, FV_{PP}.

   Table 19.17 shows the area accessed for the above addresses in each mode, when 12 V is and is not applied to FV_{PP}.

Table 19.17   Area Accessed in Each Mode with 12V Applied and Not Applied to FV_{PP}

	Mode 1	Mode 2	Mode 3
12 V applied to FV_{PP}	Reserved area (always H'FF)	Flash memory control register (initial value H'80)	Flash memory control register (initial value H'80)
12 V not applied to FV_{PP}	External address space	External address space	Reserved area (always H'FF)

2. When a flash memory control register is accessed in mode 2 (expanded mode with on-chip ROM enabled)

   When a flash memory control register is accessed in mode 2, it can be read or written to if 12 V is being applied to FV_{PP}, but if not, external address space will be accessed. It is therefore essential to confirm that 12 V is being applied to the FV_{PP} pin before accessing these registers.

3. To check for 12 V application/non-application in mode 3 (single-chip mode)

   When address H'FF80 is accessed in mode 3, if 12 V is being applied to FV_{PP}, FLMCR is read/written to, and its initial value after reset is H'80. When 12 V is not being applied to FV_{PP}, FLMCR is a reserved area that cannot be modified and always reads H'FF. Since bit 7 (corresponding to the V_{PP} bit) is set to 1 at this time regardless of whether 12 V is applied to FV_{PP}, application or release of 12 V to FV_{PP} cannot be determined simply from the 0 or 1 status of this bit. A byte data comparison is necessary to check whether 12V is being applied. The relevant coding is shown below.

```
                    :
                    :
                    :
   LABEL1:    MOV.B  @H'FF80, R1L
              CMP.B  #H'FF,   R1L
              BEQ    LABEL1
                    :
                    :
                    :
   Sample program for detection of 12 V application to FVPP (mode 3)
```

433

HITACHI

Table 19.18 DC Characteristics of Flash Memory

Conditions: V_{CC} = 2.7 V to 5.5 V[*2], AV_{CC} = 2.7 V to 5.5 V[*2], AV_{ref} = 2.7 V to AV_{CC}[*2],
V_{SS} = AV_{SS} = 0 V, V_{PP} = 12.0 ± 0.6 V, T_a = –20°C to +75°C (regular specifications),
T_a = –40°C to +85°C (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
High-voltage (12 V) threshold level[*1]	FV_{PP}, MD_1	V_H	V_{CC} + 2	—	11.4	V	
FV_{PP} current	During read	I_{PP}	—	—	10	µA	V_{PP} = 2.7 to 5.5 V
			—	10	20	mA	V_{PP} = 12.6 V
	During programming		—	20	40	mA	
	During erasure		—	20	40	mA	

Notes: *1 The listed voltages describe the threshold level at which high-voltage application is recognized. In boot mode and while flash memory is being programmed or erased, the applied voltage should be 12.0 V ± 0.6 V.

*2 In the LH version, V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, AV_{ref} = 3.0 V to AV_{CC}.

HITACHI

Table 19.19   AC Characteristics of Flash Memory

Conditions: V_{CC} = 2.7 V to 5.5 V[*5], AV_{CC} = 2.7 V to 5.5 V[*5], AV_{ref} = 2.7 V to AV_{CC}[*5],
V_{SS} = AV_{SS} = 0 V, V_{PP} = 12.0 ± 0.6 V, T_a = –20°C to +75°C (regular specifications),
T_a = –40°C to +85°C (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Programming time[*1, *2]	t_P	—	50	1000	μs	
Erase time[*1, *3]	t_E	—	1	30	s	
Number of writing/erasing count	N_{WEC}	—	—	100	Times	
Verify setup time 1[*1]	t_{VS1}	4	—	—	μs	
Verify setup time 2[*1]	t_{VS2}	2	—	—	μs	
Flash memory read setup time[*4]	t_{FRS}	50	—	—	μs	V_{CC} ≥ 4.5 V
		100	—	—		V_{CC} < 4.5 V

Notes: *1 Set the times following the programming/erasing algorithm shown in section 19.

*2 The programming time is the time during which a byte is programmed or the P bit in the flash memory control register (FLMCR) is set. It does not include the program-verify time.

*3 The erase time is the time during which all 32-kbyte blocks are erased or the E bit in the flash memory control register (FLMCR) is set . It does not include the prewrite time before erasure or erase-verify time.

*4 After power-on when using an external colck source, after return from standby mode, or after switching the programming voltage (V_{PP}) from 12 V to V_{CC}, make sure that this read setup time has elapsed before reading flash memory.
When V_{PP} is released, the flash memory read setup time is defined as the period from when the FV_{PP} pin has reached V_{CC} + 2 V until flash memory can be read.

*5 In the LH version, V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, AV_{ref} = 3.0 V to AV_{CC}.

HITACHI

436

HITACHI

Section 20   ROM
(60-kbyte Dual-Power-Supply Flash Memory Version)

20.1   Flash Memory Overview

20.1.1   Flash Memory Operating Principle

Table 20.1 illustrates the principle of operation of the H8/3437F's on-chip flash memory.

Like EPROM, flash memory is programmed by applying a high gate-to-drain voltage that draws hot electrons generated in the vicinity of the drain into a floating gate. The threshold voltage of a programmed memory cell is therefore higher than that of an erased cell. Cells are erased by grounding the gate and applying a high voltage to the source, causing the electrons stored in the floating gate to tunnel out. After erasure, the threshold voltage drops. A memory cell is read like an EPROM cell, by driving the gate to the high level and detecting the drain current, which depends on the threshold voltage. Erasing must be done carefully, because if a memory cell is overerased, its threshold voltage may become negative, causing the cell to operate incorrectly.

Section 20.4.6 shows an optimal erase control flowchart and sample program.

Table 20.1   Principle of Memory Cell Operation

	Program	Erase	Read
Memory cell	$Vg = V_{PP}$, Vd	$Vs = V_{PP}$, Open	Vg, Vd
Memory array	Vd, 0 V, V_{PP}, 0 V, 0 V	Open, Open, 0 V, V_{PP}, 0 V	Vd, 0 V, V_{CC}, 0 V, 0 V

437

HITACHI

20.1.2 Mode Programming and Flash Memory Address Space

As its on-chip ROM, the H8/3437F has 60 kbytes of flash memory. The flash memory is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states.

The H8/3437F's flash memory is assigned to addresses H'0000 to H'EF7F in mode 2, and addresses H'0000 to H'F77F in mode 3. The mode pins enable either on-chip flash memory or external memory to be selected for this area. Table 20.2 summarizes the mode pin settings and usage of the memory area.

Table 20.2   Mode Pin Settings and Flash Memory Area

Mode	Mode Pin Setting		Memory Area Usage
	MD_1	MD_0	
Mode 0	0	0	Illegal setting
Mode 1	0	1	External memory area
Mode 2	1	0	On-chip flash memory area (H'0000 to H'EF7F)
Mode 3	1	1	On-chip flash memory area (H'0000 to H'F77F)

20.1.3 Features

Features of the flash memory are listed below.

- Five flash memory operating modes

  The flash memory has five operating modes: program mode, program-verify mode, erase mode, erase-verify mode, and prewrite-verify mode.

- Block erase designation

  Blocks to be erased in the flash memory address space can be selected by bit settings. The address space includes a large-block area (eight blocks with sizes from 2 kbytes to 12 kbytes) and a small-block area (eight blocks with sizes from 128 bytes to 1 kbyte).

- Program and erase time

  Programming one byte of flash memory typically takes 50 μs. Erasing all blocks (60 kbytes) typically takes 1 s.

- Erase-program cycles

  Flash memory contents can be erased and reprogrammed up to 100 times.

- On-board programming modes

  These modes can be used to program, erase, and verify flash memory contents. There are two modes: boot mode and user programming mode.

438

HITACHI

- Automatic bit-rate alignment

  In boot-mode data transfer, the H8/3437F aligns its bit rate automatically to the host bit rate (maximum 9600 bps).

- Flash memory emulation by RAM

  Part of the RAM area can be overlapped onto flash memory, to emulate flash memory updates in real time.

- Writer mode

  As an alternative to on-board programming, the flash memory can be programmed and erased in writer mode, using a general-purpose PROM programmer. Program, erase, verify, and other specifications are the same as for HN28F101 standard flash memory.

20.1.4 Block Diagram

Figure 20.1 shows a block diagram of the flash memory.

Figure 20.1 Flash Memory Block Diagram

HITACHI

20.1.5   Input/Output Pins

Flash memory is controlled by the pins listed in table 20.3.

Table 20.3   Flash Memory Pins

Pin Name	Abbreviation	Input/Output	Function
Programming power	FV_{PP}	Power supply	Apply 12.0 V
Mode 1	MD_1	Input	H8/3437F operating mode setting
Mode 0	MD_0	Input	H8/3437F operating mode setting
Transmit data	TxD_1	Output	SCI1 transmit data output
Receive data	RxD_1	Input	SCI1 receive data input

The transmit data and receive data pins are used in boot mode.

20.1.6   Register Configuration

The flash memory is controlled by the registers listed in table 20.4.

Table 20.4   Flash Memory Registers

Name	Abbreviation	R/W	Initial Value	Address
Flash memory control register	FLMCR	R/W[*2]	H'00[*2]	FF80
Erase block register 1	EBR1	R/W[*2]	H'00[*2]	FF82
Erase block register 2	EBR2	R/W[*2]	H'00[*2]	FF83
Wait-state control register[*1]	WSCR	R/W	H'08	FFC2

Notes: *1 The wait-state control register controls the insertion of wait states by the wait-state
controller, frequency division of clock signals for the on-chip supporting modules by the
clock pulse generator, and emulation of flash-memory updates by RAM in on-board
programming mode.

*2 In modes 2 and 3 (on-chip flash memory enabled), the initial value is H'00 for FLMCR,
EBR1 and EBR2. In mode 1 (on-chip flash memory disabled), these registers cannot be
modified and always read H'FF.

Registers FLMCR, EBR1, and EBR2 are only valid when writing to or erasing flash memory, and
can only be accessed while 12 V is being applied to the FV_{PP} pin. When 12 V is not applied to the
FV_{PP} pin, in mode 2 addresses H'FF80 to H'FF83 are external address space, and in mode 3 these
addresses cannot be modified and always read H'FF.

440

HITACHI

20.2 Flash Memory Register Descriptions

20.2.1 Flash Memory Control Register (FLMCR)

FLMCR is an 8-bit register that controls the flash memory operating modes. Transitions to program mode, erase mode, program-verify mode, and erase-verify mode are made by setting bits in this register. FLMCR is initialized to H'00 by a reset, in the standby modes, and when 12 V is not applied to FV_{PP}. When 12 V is applied to the FV_{PP} pin, a reset or entry to a standby mode initializes FLMCR to H'80.

Bit	7	6	5	4	3	2	1	0
	V_{PP}	—	—	—	EV	PV	E	P
Initial value*	0	0	0	0	0	0	0	0
Read/Write	R	—	—	—	R/W*	R/W*	R/W*	R/W*

Note: * The initial value is H'00 in modes 2 and 3 (on-chip flash memory enabled). In mode 1 (on-chip flash memory disabled), this register cannot be modified and always reads H'FF. For information on accessing this register, refer to in section 20.7, Flash Memory Programming and Erasing Precautions (11).

Bit 7—Programming Power (V_{PP}): This status flag indicates that 12 V is applied to the FV_{PP} pin. Refer to section 20.7, Flash Memory Programming and Erasing Precautions (5), for details on use.

Bit 7: V_{PP}	Description	
0	Cleared when 12 V is not applied to FV_{PP}	(Initial value)
1	Set when 12 V is applied to FV_{PP}	

Bits 6 to 4—Reserved: Read-only bits, always read as 0.

Bit 3—Erase-Verify Mode (EV):[1] Selects transition to or exit from erase-verify mode.

Bit 3: EV	Description	
0	Exit from erase-verify mode	(Initial value)
1	Transition to erase-verify mode	

Bit 2—Program-Verify Mode (PV):[1] Selects transition to or exit from program-verify mode.

Bit 2: PV	Description	
0	Exit from program-verify mode	(Initial value)
1	Transition to program-verify mode	

441

HITACHI

Bit 1—Erase Mode (E):[1],[2] Selects transition to or exit from erase mode.

Bit 1: E	Description	
0	Exit from erase mode	(Initial value)
1	Transition to erase mode	

Bit 0—Program Mode (P):[1],[2] Selects transition to or exit from program mode.

Bit 0: P	Description	
0	Exit from program mode	(Initial value)
1	Transition to program mode	

Notes: *1 Do not set two or more of these bits simultaneously. Do not release or shut off the V_{CC} or V_{PP} power supply when these bits are set.

*2 Set the P or E bit according to the instructions given in section 20.4, Programming and Erasing Flash Memory.

Set the watchdog timer beforehand to make sure that these bits do not remain set for longer than the specified times.

For notes on use, see section 20.7, Flash Memory Programming and Erasing Precautions.

20.2.2 Erase Block Register 1 (EBR1)

EBR1 is an 8-bit register that designates large flash-memory blocks for programming and erasure. EBR1 is initialized to H'00 by a reset, in the standby modes, and when 12 V is not applied to FV_{PP} pin. When a bit in EBR1 is set to 1, the corresponding block is selected and can be programmed and erased. Figure 20.2 and table 20.6 show details of a block map.

Bit	7	6	5	4	3	2	1	0
	LB7	LB6	LB5	LB4	LB3	LB2	LB1	LB0
Initial value[1]	0	0	0	0	0	0	0	0
Read/Write	R/W[1],[2]	R/W[1]	R/W[1]	R/W[1]	R/W[1]	R/W[1]	R/W[1]	R/W[1]

Notes: *1 The initial value is H'00 in modes 2 and 3 (on-chip ROM enabled). In mode 1 (on-chip ROM disabled), this register cannot be modified and always reads H'FF.

*2 This bit cannot be modified mode 2.

For information on accessing this register, refer to in section 20.7, Flash Memory Programming and Erasing Precautions (11).

HITACHI

Bits 7 to 0—Large Block 7 to 0 (LB7 to LB0): These bits select large blocks (LB7 to LB0) to be programmed and erased.

Bits 7 to 0: LB7 to LB0	Description	
0	Block (LB7 to LB0) is not selected	(Initial value)
1	Block (LB7 to LB0) is selected	

20.2.3 Erase Block Register 2 (EBR2)

EBR2 is an 8-bit register that designates small flash-memory blocks for programming and erasure. EBR2 is initialized to H'00 by a reset, in the standby modes, and when 12 V is not applied to FV_{PP} pin. When a bit in EBR2 is set to 1, the corresponding block is selected and can be programmed and erased. Figure 20.2 and table 20.6 show a block map.

Bit	7	6	5	4	3	2	1	0
	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
Initial value*	0	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: * The initial value is H'00 in modes 2 and 3 (on-chip ROM enabled). In mode 1 (on-chip ROM disabled), this register cannot be modified and always reads H'FF.
For information on accessing this register, refer to in section 20.7, Flash Memory Programming and Erasing Precautions (11).

Bits 7 to 0—Small Block 7 to 0 (SB7 to SB0): These bits select small blocks (SB7 to SB0) to be programmed and erased.

Bits 7 to 0: SB7 to SB0	Description	
0	Block (SB7 to SB0) is not selected	(Initial value)
1	Block (SB7 to SB0) is selected	

HITACHI

20.2.4 Wait-State Control Register (WSCR)

WSCR is an 8-bit readable/writable register that enables flash-memory updates to be emulated in RAM. It also controls frequency division of clock signals supplied to the on-chip supporting modules and insertion of wait states by the wait-state controller.

WSCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit	7	6	5	4	3	2	1	0
	RAMS	RAM0	CKDBL	—	WMS1	WMS0	WC1	WC0
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 7 and 6—RAM Select and RAM0 (RAMS and RAM0): These bits are used to reassign an area to RAM (see table 20.5). These bits are write-enabled and their initial value is 0. They are initialized by a reset and in hardware standby mode. They are not initialized in software standby mode.

If only one of bits 7 and 6 is set, part of the RAM area can be overlapped onto the small-block flash memory area. In that case, access is to RAM, not flash memory, and all flash memory blocks are write/erase-protected (emulation protect[1]). In this state, the mode cannot be changed to program or erase mode, even if the P bit or E bit in the flash memory control register (FLMCR) is set (although verify mode can be selected). Therefore, clear both of bits 7 and 6 before programming or erasing the flash memory area.

If both of bits 7 and 6 are set, part of the RAM area can be overlapped onto the small-block flash memory area, but this overlapping begins only when an interrupt signal is input while 12 V is being applied to the FV_{PP} pin. Up until that point, flash memory is accessed. Use this setting for interrupt handling while flash memory is being programmed or erased.[2]

Table 20.5 RAM Area Reassignment[3]

Bit 7: RAMS	Bit 6: RAM0	RAM Area	ROM Area
0	0	None	—
	1	H'F880 to H'F8FF	H'0080 to H'00FF
1	0	H'F880 to H'F97F	H'0080 to H'017F
	1	H'F800 to H'F87F	H'0000 to H'007F

444

HITACHI

Bit 5—Clock Double (CKDBL): Controls frequency division of clock signals supplied to the on-chip supporting modules. For details, see section 6, Clock Pulse Generator.

Bit 4—Reserved: This bit is reserved, but it can be written and read. Its initial value is 0.

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1, WMS0)

Bits 1 and 0—Wait Count 1 and 0 (WC1, WC0)

These bits control insertion of wait states by the wait-state controller. For details, see section 5, Wait-State Controller.

Notes: *1 For details on emulation protect, see section 20.4.8, Protect Modes.
  *2 For details on interrupt handling during programming and erasing of flash memory, see section 20.4.9, Interrupt Handling during Flash Memory Programming and Erasing.
  *3 RAM area that overlaps flash memory.

445

HITACHI

Figure 20.2 Erase Block Map

HITACHI

Table 20.6   Erase Blocks and Corresponding Bits

Register	Bit	Block	Address	Size
EBR1	0	LB0	H'1000 to H'1FFF	4 kbytes
	1	LB1	H'2000 to H'3FFF	8 kbytes
	2	LB2	H'4000 to H'5FFF	8 kbytes
	3	LB3	H'6000 to H'7FFF	8 kbytes
	4	LB4	H'8000 to H'9FFF	8 kbytes
	5	LB5	H'A000 to H'BFFF	8 kbytes
	6	LB6	H'C000 to H'EF7F	12 kbytes
	7	LB7	H'EF80 to H'F77F	2 kbytes
EBR2	0	SB0	H'0000 to H'007F	128 bytes
	1	SB1	H'0080 to H'00FF	128 bytes
	2	SB2	H'0100 to H'017F	128 bytes
	3	SB3	H'0180 to H'01FF	128 bytes
	4	SB4	H'0200 to H'03FF	512 bytes
	5	SB5	H'0400 to H'07FF	1 kbyte
	6	SB6	H'0800 to H'0BFF	1 kbyte
	7	SB7	H'0C00 to H'0FFF	1 kbyte

20.3   On-Board Programming Modes

When an on-board programming mode is selected, the on-chip flash memory can be programmed, erased, and verified. There are two on-board programming modes: boot mode, and user programming mode. These modes are selected by inputs at the mode pins (MD_1 and MD_0) and FV_{PP} pin. Table 20.7 indicates how to select the on-board programming modes. For details on applying voltage V_{PP}, refer to section 20.7, Flash Memory Programming and Erasing Precautions (5).

447

HITACHI

Table 20.7   On-Board Programming Mode Selection

Mode Selections		FV_{PP}	MD_1	MD_0	Notes
Boot mode	Mode 2	12 V*	12 V*	0	0: V_{IL}
	Mode 3		12 V*	1	1: V_{IH}
User programming mode	Mode 2		1	0	
	Mode 3		1	1	

Note: * For details on the timing of 12 V application, see notes 6 to 8 in the Notes on Use of Boot Mode at the end of this section.

In boot mode, the mode control register (MDCR) can be used to monitor the mode (mode 2 or 3) in the same way as in normal mode.

Example: Set the mode pins for mode 2 boot mode (MD_1 = 12 V, MD_0 = 0 V).

If the mode select bits of MDCR are now read, they will indicate mode 2 (MDS1 = 1, MDS0 = 0).

20.3.1   Boot Mode

To use boot mode, a user program for programming and erasing the flash memory must be provided in advance on the host machine (which may be a personal computer). Serial communication interface channel 1 is used in asynchronous mode. If the H8/3437F is placed in boot mode, after it comes out of reset, a built-in boot program is activated. This program starts by measuring the low period of data transmitted from the host and setting the bit rate register (BRR) accordingly. The H8/3437F's built-in serial communication interface (SCI) can then be used to download the user program from the host machine. The user program is stored in on-chip RAM.

After the program has been stored, execution branches to address H'F7E0 in the on-chip RAM, and the program stored on RAM is executed to program and erase the flash memory.

Figure 20.3   Boot-Mode System Configuration

448

HITACHI

Boot-Mode Execution Procedure: Figure 20.4 shows the boot-mode execution procedure.

Flowchart (left side):

Start

1. Program H8/3437F pins for boot mode, and reset

2. Host transmits H'00 data continuously at desired bit rate

3. H8/3437F measures low period of H'00 data transmitted from host
   H8/3437F computes bit rate and sets bit rate register

4. After completing bit-rate alignment, H8/3437F sends one H'00 data byte to host to indicate that alignment is completed

5. Host checks that this byte, indicating completion of bit-rate alignment, is received normally, then transmits one H'55 byte

6. After receiving H'55, H8/3437F sends part of the boot program to RAM

7. H8/3437F branches to the RAM boot area (H'F800 to H'FF2F), then checks the data in the user area of flash memory
   All data = H'FF?*4 — No → Erase all flash memory blocks*3, *4
   Yes

8. After checking that all data in flash memory is H'FF, H8/3437F transmits one H'AA data byte to host
   H8/3437F receives two bytes indicating byte length (N) of program to be downloaded to on-chip RAM*1

9. H8/3437F transfers one user program byte to RAM*2
   H8/3437F calculates number of bytes left to be transferred (N = N – 1)
   All bytes transferred? (N = 0?) — No
   Yes

10. After transferring the user program to RAM, H8/3437F transmits one H'AA data byte to host
    H8/3437F branches to H'F7E0 in RAM area and executes user program downloaded into RAM

Procedure steps (right side):

1. Program the H8/3437F pins for boot mode, and start the H8/3437F from a reset.

2. Set the host's data format to 8 bits + 1 stop bit, select the desired bit rate (2400, 4800, or 9600 bps), and transmit H'00 data continuously.

3. The H8/3437F repeatedly measures the low period of the RxD1 pin and calculates the host's asynchronous-communication bit rate.

4. When SCI bit-rate alignment is completed, the H8/3437F transmits one H'00 data byte to indicate completion of alignment.

5. The host should receive the byte transmitted from the H8/3437F to indicate that bit-rate alignment is completed, check that this byte is received normally, then transmit one H'55 byte.

6. After receiving H'55, H8/3437F sends part of the boot program to H'F780 to H'F7DF and H'F800 to H'FF2F of RAM.

7. After branching to the boot program area (H'F800 to H'FF2F) in RAM, the H8/3437F checks whether the flash memory already contains any programmed data. If so, all blocks are erased.

8. After the H8/3437F transmits one H'AA data byte, the host transmits the byte length of the user program to be transferred to the H8/3437F. The byte length must be sent as two-byte data, upper byte first and lower byte second. After that, the host proceeds to transmit the user program. As verification, the H8/3437F echoes each byte of the received byte-length data and user program back to the host.

9. The H8/3437F stores the received user program in on-chip RAM in a 1934-byte area from H'F7E0 to H'FF6D.

10. After transmitting one H'AA data byte, the H8/3437F branches to address H'F7E0 in on-chip RAM and executes the user program stored in the area from H'F7E0 to H'FF6D.

Notes: *1 The user can use 1934 bytes of RAM. The number of bytes transferred must not exceed 1934 bytes. Be sure to transmit the byte length in two bytes, upper byte first and lower byte second. For example, if the byte length of the program to be transferred is 256 bytes (H'0100), transmit H'01 as the upper byte, followed by H'00 as the lower byte.

*2 The part of the user program that controls the flash memory should be coded according to the flash memory write/erase algorithms given later.

*3 If a memory cell malfunctions and cannot be erased, the H8/3437F transmits one H'FF byte to report an erase error, halts erasing, and halts further operations.

*4 H'0000 to H'EF7F in mode 2 and H'0000 to H'F77F in mode 3.

Figure 20.4 Boot Mode Flowchart

449

HITACHI

Automatic Alignment of SCI Bit Rate

| | Start bit | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | Stop bit |

This low period (9 bits) is measured (H'00 data)

High for at least 1 bit

Figure 20.5   Measurement of Low Period in Data Transmitted from Host

When started in boot mode, the H8/3437F measures the low period in asynchronous SCI data transmitted from the host (figure 20.5). The data format is eight data bits, one stop bit, and no parity bit. From the measured low period (9 bits), the H8/3437F computes the host's bit rate. After aligning its own bit rate, the H8/3437F sends the host 1 byte of H'00 data to indicate that bit-rate alignment is completed. The host should check that this alignment-completed indication is received normally and send one byte of H'55 back to the H8/3437F. If the alignment-completed indication is not received normally, the H8/3437F should be reset, then restarted in boot mode to measure the low period again. There may be some alignment error between the host's and H8/3437F's bit rates, depending on the host's bit rate and the H8/3437F's system clock frequency. To have the SCI operate normally, set the host's bit rate to 2400, 4800, or 9600 bps[1]. Table 20.8 lists typical host bit rates and indicates the clock-frequency ranges over which the H8/3437F can align its bit rate automatically. Boot mode should be used within these frequency ranges[2].

Table 20.8   System Clock Frequencies Permitting Automatic Bit-Rate Alignment by H8/3437F

Host Bit Rate[1]	System Clock Frequencies Permitting Automatic Bit-Rate Alignment by H8/3437F
9600 bps	8 MHz to 16 MHz
4800 bps	4 MHz to 16 MHz
2400 bps	2 MHz to 16 MHz

Notes: [1] Use a host bit rate setting of 2400, 4800, or 9600 bps only. No other setting should be used.

[2] Although the H8/3437F may also perform automatic bit-rate alignment with bit rate and system clock combinations other than those shown in table 20.8, there will be a slight difference between the bit rates of the host and the H8/3437F, and subsequent transfer will not be performed normally. Therefore, only a combination of bit rate and system clock frequency within one of the ranges shown in table 20.8 can be used for boot mode execution.

450

HITACHI

RAM Area Allocation in Boot Mode: In boot mode, the 96 bytes from H'F780 to H'F7DF and the 18 bytes from H'FF6E to H'FF7F are reserved for use by the boot program, as shown in figure 20.6. The user program is transferred into the area from H'F7E0 to H'FF6D (1934 bytes). The boot program area can be used after the transition to execution of the user program transferred into RAM. If a stack area is needed, set it within the user program.

H'F780	Boot program area* (96 bytes)
H'F7E0	User program transfer area (1934 bytes)
H'FF6E	Boot program area* (18 bytes)
H'FF7F	

Note: * This area cannot be used until the H8/3437F starts to execute the user program transferred to RAM (until it has branched to H'F7E0 in RAM). Note that even after the branch to the user program, the boot program area (H'F780 to H'F7DF, H'FF6E to H'FF7F) still contains the boot program.

Note also that 16 bytes (H'F780 to H'F78F) of this area cannot be used if an interrupt handling routine is executed within the boot program. For details see section 20.4.9, Interrupt Handling during Flash Memory Programming and Erasing.

Figure 20.6   RAM Areas in Boot Mode

451

HITACHI

Notes on Use of Boot Mode

1. When the H8/3437F comes out of reset in boot mode, it measures the low period of the input at the SCI's RxD_1 pin. The reset should end with RxD_1 high. After the reset ends, it takes about 100 states for the H8/3437F to get ready to measure the low period of the RxD_1 input.

2. In boot mode, if any data has been programmed into the flash memory (if all data[*3] is not H'FF), all flash memory blocks are erased. Boot mode is for use when user programming mode is unavailable, e.g. the first time on-board programming is performed, or if the update program activated in user programming mode is accidentally erased.

3. Interrupts cannot be used while the flash memory is being programmed or erased.

4. The RxD_1 and TxD_1 pins should be pulled up on-board.

5. Before branching to the user program (at address H'F7E0 in the RAM area), the H8/3437F terminates transmit and receive operations by the on-chip SCI (by clearing the RE and TE bits of the serial control register to 0 in channel 1), but the auto-aligned bit rate remains set in bit rate register BRR. The transmit data output pin (TxD_1) is in the high output state (in port 8, the bits $P8_4$ DDR of the port 8 data direction register and $P8_4$ DR of the port 8 data register are set to 1).

   At this time, the values of general registers in the CPU are undetermined. Thus these registers should be initialized immediately after branching to the user program. Especially in the case of the stack pointer, which is used implicitly in subroutine calls, the stack area used by the user program should be specified.

   There are no other changes to the initialized values of other registers.

6. Boot mode can be entered by starting from a reset after 12 V is applied to the MD_1 and FV_{PP} pins according to the mode setting conditions listed in table 20.7. Note the following points when turning the V_{PP} power on.

   When reset is released (at the rise from low to high), the H8/3437F checks for 12-V input at the MD_1 and FV_{PP} pins. If it detects that these pins are programmed for boot mode, it saves that status internally. The threshold point of this voltage-level check is in the range from approximately V_{CC} + 2 V to 11.4 V, so boot mode will be entered even if the applied voltage is insufficient for programming or erasure (11.4 V to 12.6 V). When the boot program is executed, the V_{PP} power supply must therefore be stabilized within the range of 11.4 V to 12.6 V before the branch to the RAM area occurs. See figure 20.20.

   Make sure that the programming voltage V_{PP} does not exceed 12.6 V during the transition to boot mode (at the reset release timing) and does not go outside the range of 12 V ± 0.6 V while in boot mode. Boot mode will not be executed correctly if these limits are exceeded. In

452

HITACHI

addition, make sure that V_{PP} is not released or shut off while the boot program is executing or the flash memory is being programmed or erased.[1]

Boot mode can be released by driving the reset pin low, waiting at least ten system clock cycles, then releasing the application of 12 V to the MD_1 and FV_{PP} pins and releasing the reset. The settings of external pins must not change during operation in boot mode.

During boot mode, if input of 12 V to the MD_1 pin stops but no reset input occurs at the $\overline{RES}$ pin, the boot mode state is maintained within the chip and boot mode continues (but do not stop applying 12 V to the FV_{PP} pin during boot mode[1]).

If a watchdog timer reset occurs during boot mode, this does not release the internal mode state, but the internal boot program is restarted.

Therefore, to change from boot mode to another mode, the boot-mode state within the chip must be released by a reset input at the $\overline{RES}$ pin before the mode transition can take place.

7. If the input level of the MD_1 pin is changed during a reset (e.g., from 0 V to 5 V then to 12 V while the input to the $\overline{RES}$ pin is low), the resultant switch in the microcontroller's operating mode will affect the bus control output signals ($\overline{AS}$, $\overline{RD}$, and $\overline{WR}$) and the status of ports that can be used for address output[2].

   Threfore, either set these pins so that they do not output signals during the reset, or make sure that their output signals do not collide with other signals outside the microcontroller.

8. When applying 12 V to the MD_1 and FV_{PP} pins, make sure that peak overshoot does not exceed the rated limit of 13 V.

   Also, b sure to connect a decoupling capacitor to the FV_{PP} and MD_1 pins.

Note: *1 For details on applying, releasing, and shutting off V_{PP}, see note (5) in section 20.7, Flash Memory Programming and Erasing Precautions.
   *2 These ports output low-level address signals if the mode pins are set to mode 1 during the reset. In all other modes, these ports are in the high-impedance state. The bus control output signals are high if the mode pins are set for mode 1 or 2 during the reset. In mode 3, they are at high impedance.
   *3 H'0000 to H'EF7F in mode 2 and H'0000 to H'F77F in mode 3.

HITACHI

20.3.2 User Programming Mode

When set to user programming mode, the H8/3437F can erase and program its flash memory by executing a user program. On-board updates of the on-chip flash memory can be carried out by providing on-board circuits for supplying V_{PP} and data, and storing an update program in part of the program area.

To select user programming mode, select a mode that enables the on-chip ROM (mode 2 or 3) and apply 12 V to the FV_{PP} pin, either during a reset, or after the reset has ended (been released) but while flash memory is not being accessed. In user programming mode, the on-chip supporting modules operate as they normally would in mode 2 or 3, except for the flash memory. However, hardware standby mode cannot be set while 12 V is applied to the FV_{PP} pin.

The flash memory cannot be read while it is being programmed or erased, so the update program must either be stored in external memory, or transferred temporarily to the RAM area and executed in RAM.

454

HITACHI

User Programming Mode Execution Procedure (Example)*: Figure 20.7 shows the execution procedure for user programming mode when the on-board update routine is executed in RAM.

Note: * Do not apply 12 V to the FV_{PP} pin during normal operation. To prevent flash memory from being accidentally programmed or erased due to program runaway etc., apply 12 V to FV_{PP} only when programming or erasing flash memory. Overprogramming or overerasing due to program runaway can cause memory cells to malfunction. While 12 V is applied, the watchdog timer should be running and enabled to halt runaway program execution, so that program runaway will not lead to overprogramming or overerasing. For details on applying, releasing, and shutting off V_{PP}, see section 20.7, Flash Memory Programming and Erasing Precautions (5).

1	Set MD_1 and MD_0 to 10 or 11 (apply V_{IH} to V_{CC} to MD_1) Start from reset
2	Branch to flash memory on-board update program
3	Transfer on-board update routine into RAM
4	Branch to flash memory on-board update routine in RAM
5	FV_{PP} = 12 V (user programming mode)
6	Execute flash memory on-board update routine in RAM (update flash memory)
7	Release FV_{PP} (exit user programming mode)
8	Branch to application program in flash memory*

Procedure

The flash memory on-board update program is written in flash memory ahead of time by the user.

1. Set MD1 and MD0 of the H8/3437F to 10 or 11, and start from a reset.

2. Branch to the flash memory on-board update program in flash memory.

3. Transfer the on-board update routine into RAM.

4. Branch to the on-board update routine that was transferred into RAM.

5. Apply 12 V to the FV_{PP} pin, to enter user programming mode.

6. Execute the flash memory on-board update routine in RAM, to perform an on-board update of the flash memory.

7. Change the voltage at the FV_{PP} pin from 12 V to V_{CC}, to exit user programming mode.

8. After the on-board update of flash memory ends, execution branches to an application program in flash memory.

Note: * After the update is finished, when input of 12 V to the FV_{PP} pin is released, the flash memory read setup time (t_{FRS}) must elapse before any program in flash memory is executed. This is the required setup time from when the FV_{PP} pin reaches the (V_{CC} + 2 V) level after 12 V is released until flash memory can be read.

Figure 20.7 User Programming Mode Operation (Example)

HITACHI

20.4   Programming and Erasing Flash Memory

The H8/3437F's on-chip flash memory is programmed and erased by software, using the CPU. The flash memory can operate in program mode, erase mode, program-verify mode, erase-verify mode, or prewrite-verify mode. Transitions to these modes can be made by setting the P, E, PV, and EV bits in the flash memory control register (FLMCR).

The flash memory cannot be read while being programmed or erased. The program that controls the programming and erasing of the flash memory must be stored and executed in on-chip RAM or in external memory. A description of each mode is given below, with recommended flowcharts and sample programs for programming and erasing.

For details on programming and erasing, refer to section 20.7, Flash Memory Programming and Erasing Precautions.

20.4.1   Program Mode

To write data into the flash memory, follow the programming algorithm shown in figure 20.8. This programming algorithm can write data without subjecting the device to voltage stress or impairing the reliability of programmed data.

To program data, first specify the area to be written in flash memory with erase block registers EBR1 and EBR2, then write the data to the address to be programmed, as in writing to RAM. The flash memory latches the address and data in an address latch and data latch. Next set the P bit in FLMCR, selecting program mode. The programming duration is the time during which the P bit is set. The total programming time does not exceed 1 ms. Programming for too long a time, due to program runaway for example, can cause device damage. Before selecting program mode, set up the watchdog timer so as to prevent overprogramming. For details of the programming method, refer to section 20.4.3, Programming Flowchart and Sample Programs.

456

HITACHI

20.4.2 Program-Verify Mode

In program-verify mode, after data has been programmed in program mode, the data is read to check that it has been programmed correctly.

After the programming time has elapsed, exit programming mode (clear the P bit to 0) and select program-verify mode (set the PV bit to 1). In program-verify mode, a program-verify voltage is applied to the memory cells at the latched address. If the flash memory is read in this state, the data at the latched address will be read. After selecting program-verify mode, wait 4 µs or more before reading, then compare the programmed data with the verify data. If they agree, exit program-verify mode and program the next address. If they do not agree, select program mode again and repeat the same program and program-verify sequence. Do not repeat the program and program-verify sequence more than 6 times* for the same bit.

Note: * Keep the total programming time under 1 ms for each bit.

457

HITACHI

20.4.3 Programming Flowchart and Sample Program

Flowchart for Programming One Byte

Figure 20.8 Programming Flowchart

Notes: *1 Write the data to be programmed with a byte transfer instruction.
  *2 Set the timer overflow interval as follows.
    CKS2 = 0, CKS1 = 0, CKS0 = 1
  *3 Read the memory data to be verified with a byte transfer instruction.
  *4 Programming time x, which is determined by the initial time $\times 2^{n-1}$ (n = 1, 2, 3, 4, 5, 6), increases in proportion to n. Thus, set the initial time to 15.8 μs or less to make total programming time 1 ms or less.
  *5 $t_{VS}1$: 4 μs or more
    N: 6 (set N so that total programming time does not exceed 1 ms)

HITACHI

Sample Program for Programming One Byte: This program uses the following registers.

R0H: Specifies blocks to be erased.

R1H: Stores data to be programmed.

R1L: Stores data to be read.

R3: Stores address to be programmed. Valid address specifications are H'0000 to H'EF7F in mode 2, and H'0000 to H'F77F in mode 3.

R4: Sets program and program-verify timing loop counters, and also stores register setting value.

R5: Sets program timing loop counter.

R6L: Used for program-verify fail count.

Arbitrary data can be programmed at an arbitrary address by setting the address in R3 and the data in R1H.

The setting of #a and #b values depends on the clock frequency. Set #a and #b values according to tables 20.9 (1) and (2).

```
FLMCR:      .EQU        H'FF80
EBR1:       .EQU        H'FF82
EBR2:       .EQU        H'FF83
TCSR:       .EQU        H'FFA8


            .ALIGN      2
PRGM:       MOV.B       #H'**,      R0H         ;
            MOV.B       R0H,        @EBR*:8     ; Set EBR*

            MOV.B       #H'00,      R6L         ; Program-verify fail counter
            MOV.W       #H'a,       R5          ; Set program loop counter
            MOV.B       R1H,        @R3         ; Dummy write
PRGMS:      INC         R6L                     ; Program-verify fail counter + 1 → R6L
            MOV.W       #H'A579,    R4          ;
            MOV.W       R4,         @TCSR       ; Start watchdog timer
            MOV.W       R5,         R4          ; Set program loop counter
            BSET        #0,         @FLMCR:8    ; Set P bit
LOOP1:      SUBS        #1,         R4          ;
            MOV.W       R4,         R4          ;
            BNE         LOOP1                   ; Wait loop
            BCLR        #0,         @FLMCR:8    ; Clear P bit
            MOV.W       #H'A500,    R4          ;
            MOV.W       R4,         @TCSR       ; Stop watchdog timer

            MOV.B       #H'b ,      R4H         ; Set program-verify loop counter
            BSET        #2,         @FLMCR:8    ; Set PV bit
LOOP2:      DEC         R4H                     ;
            BNE         LOOP2                   ; Wait loop
            MOV.B       @R3,        R1L         ; Read programmed address
            CMP.B       R1H,        R1L         ; Compare programmed data with read data
            BEQ         PVOK                    ; Program-verify decision
            BCLR        #2,         @FLMCR:8    ; Clear PV bit
```

459

HITACHI

```
            CMP.B      #H'06,      R6L         ; Program-verify executed 6 times?
            BEQ        NGEND                   ; If program-verify executed 6 times, branch to NGEND
            ADD.W      R5,         R5          ; Programming time × 2
            BRA        PRGMS                   ; Program again

PVOK:       BCLR       #2,         @FLMCR:8 ; Clear PV bit
            MOV.B      #H'00,      R6L      ;
            MOV.B      R6L,        @EBR*:8  ; Clear EBR*

            One byte programmed

NGEND:      Programming error
```

20.4.4   Erase Mode

To erase the flash memory, follow the erasing algorithm shown in figure 20.9. This erasing algorithm can erase data without subjecting the device to voltage stress or impairing the reliability of programmed data.

To erase flash memory, before starting to erase, first place all memory data in all blocks to be erased in the programmed state (program all memory data to H'00). If all memory data is not in the programmed state, follow the sequence described later to program the memory data to zero. Select the flash memory areas to be erased with erase block registers 1 and 2 (EBR1 and EBR2). Next set the E bit in FLMCR, selecting erase mode. The erase time is the time during which the E bit is set. To prevent overerasing, use a software timer to divide the time for a single erase, and ensure that the total time does not exceed 30 seconds. For the time for a single erase, refer to section 20.4.6, Erase Flowchart and Sample Programs. Overerasing, due to program runaway for example, can give memory cells a negative threshold voltage and cause them to operate incorrectly. Before selecting erase mode, set up the watchdog timer so as to prevent overerasing.

20.4.5   Erase-Verify Mode

In erase-verify mode, after data has been erased, it is read to check that it has been erased correctly. After the erase time has elapsed, exit erase mode (clear the E bit to 0) and select erase-verify mode (set the EV bit to 1). Before reading data in erase-verify mode, write H'FF dummy data to the address to be read. This dummy write applies an erase-verify voltage to the memory cells at the latched address. If the flash memory is read in this state, the data at the latched address will be read. After the dummy write, wait 2 μs or more before reading. When performing the initial dummy write, wait 4 μs or more after selecting erase-verify mode. If the read data has been successfully erased, perform an erase-verify (dummy write, wait 2 μs or more, then read) for the next address. If the read data has not been erased, select erase mode again and repeat the same erase and erase-verify sequence through the last address, until all memory data has been erased to 1. Do not repeat the erase and erase-verify sequence more than 602 times, however.

460

HITACHI

20.4.6 Erasing Flowchart and Sample Program

Flowchart for Erasing One Block

Figure 20.9 Erasing Flowchart

HITACHI

461

Prewrite Flowchart

Figure 20.10   Prewrite Flowchart

HITACHI

Sample Block-Erase Program: This program uses the following registers.

R0:   Specifies block to be erased, and also stores address used in prewrite and erase-verify.
R1H: Stores data to be read, and also used for dummy write.
R2:   Stores last address of block to be erased.
R3:   Stores address used in prewrite and erase-verify.
R4:   Sets timing loop counters for prewrite, prewrite-verify, erase, and erase-verify, and also stores register setting value.
R5:   Sets prewrite and erase timing loop counters.
R6L: Used for prewrite-verify and erase-verify fail count.

The setting of #a, #b, #c, #d, and #e values in the program depends on the clock frequency. Set #a, #b, #c, #d, and #e values according tables 20.9 (1) and (2), and 20.10. Erase block registers (EBR1 and EBR2) should be set according to sections 20.2.2 and 20.2.3. #BLKSTR and #BLKEND are the top and last addresses of the block to be erased. Set #BLKSTR and #BLKEND according to figure 20.2.

463

HITACHI

```
FLMCR:     .EQU      H'FF80
EBR1:      .EQU      H'FF82
EBR2:      .EQU      H'FF83
TCSR:      .EQU      H'FFA8


           .ALIGN    2
           MOV.B     #H'**,     ROH        ;
           MOV.B     ROH,       @EBR*:8    ; Set EBR*
```

; #BLKSTR is top address of block to be erased.
; #BLKEND is last address of block to be erased.

```
           MOV.W     #BLKSTR,   R0         ; Top address of block to be erased
           MOV.W     #BLKEND,   R2         ; Last address of block to be erased
           ADDS      #1,        R2         ; Last address of block to be erased + 1 → R2
```

; Execute prewrite

```
           MOV.W     R0,        R3         ; Top address of block to be erased
PREWRT:    MOV.B     #H'00,     R6L        ; Prewrite-verify fail counter
           MOV.W     #H'a,      R5         ; Set prewrite loop counter
PREWRS:    INC       R6L                   ; Prewrite-verify fail counter + 1 → R6L
           MOV.B     #H'00      R1H        ;
           MOV.B     R1H,       @R3        ; Write H'00
           MOV.W     #H'A579,   R4         ;
           MOV.W     R4,        @TCSR      ; Start watchdog timer
           MOV.W     R5,        R4         ; Set prewrite loop counter
           BSET      #0,        @FLMCR:8   ; Set P bit
LOOPR1:    SUBS      #1,        R4         ;
           MOV.W     R4,        R4         ;
           BNE       LOOPR1                ; Wait loop
           BCLR      #0,        @FLMCR:8   ; Clear P bit
           MOV.W     #H'A500,   R4         ;
           MOV.W     R4,        @TCSR      ; Stop watchdog timer

           MOV.B     #H'c,      R4H        ; Set prewrite-verify loop counter
LOOPR2:    DEC       R4H                   ;
           BNE       LOOPR2                ; Wait loop
           MOV.B     @R3,       R1H        ; Read data = H'00?
           BEQ       PWVFOK                ; If read data = H'00 branch to PWVFOK
           CMP.B     #H'06,     R6L        ; Prewrite-verify executed 6 times?
           BEQ       ABEND1                ; If prewrite-verify executed 6 times, branch to ABEND1
           ADD.W     R5         R5         ; Programming time × 2
           BRA       PREWRS                ; Prewrite again

ABEND1:    Programming error

PWVFOK:    ADDS      #1,        R3         ; Address + 1 → R3
           CMP.W     R2,        R3         ; Last address?
           BNE       PREWRT                ; If not last address, prewrite next address


;Execute erase
ERASES:    MOV.W     #H'0000,   R6         ; Erase-verify fail counter
           MOV.W     #H'd,      R5         ; Set erase loop count
```

464

HITACHI

```
ERASE:      ADDS      #1,        R6            ; Erase-verify fail counter + 1 → R6
            MOV.W     #H'e,      R4            ;
            MOV.W     R4,        @TCSR         ; Start watchdog timer
            MOV.W     R5,        R4            ; Set erase loop counter
            BSET      #1,        @FLMCR:8      ; Set E bit
LOOPE:      NOP
            NOP
            NOP
            NOP
            SUBS      #1,        R4            ;
            MOV.W     R4,        R4            ;
            BNE       LOOPE                    ; Wait loop
            BCLR      #1,        @FLMCR:8      ; Clear E bit
            MOV.W     #H'A500,   R4            ;
            MOV.W     R4,        @TCSR         ; Stop watchdog timer

; Execute erase-verify
            MOV.W     R0,        R3            ; Top address of block to be erased
            MOV.B     #H'b,      R4H           ; Set erase-verify loop counter
            BSET      #3,        @FLMCR:8      ; Set EV bit
LOOPEV:     DEC       R4H                      ;
            BNE       LOOPEV                   ; Wait loop
EVR2:       MOV.B     #H'FF,     R1H           ;
            MOV.B     R1H,       @R3           ; Dummy write
            MOV.B     #H'c,      R4H           ; Set erase-verify loop counter
LOOPDW:     DEC       R4H                      ;
            BNE       LOOPDW                   ; Wait loop
            MOV.B     @R3+,      R1H           ; Read
            CMP.B     #H'FF,     R1H           ; Read data = H'FF?
            BNE       RERASE                   ; If read data ≠ H'FF, branch to RERASE
            CMP.W     R2,        R3            ; Last address of block?
            BNE       EVR2
            BRA       OKEND


RERASE:     BCLR      #3,        @FLMCR:8      ; Clear EV bit
            SUBS      #1,        R3            ; Erase-verify address – 1 → R3

            MOV.W     #H'0004,   R4            ;
            CMP.W     R4         R6            ; Erase-verify fail count executed 4 times?
            BPL       BRER                     ; If R6≥4, branch to BRER (branch until R6 is 4 to 602)
            ADD.W     R5,        R5            ; If R6<4, Erase time × 2 (execute when R6 is 1, 2, or 3)
BRER:       MOV.W     #H'025A,   R4            ;
            CMP.W     R4,        R6            ; Erase-verify executed 602 times?
            BNE       ERASE                    ; If erase-verify not executed 602 times, erase again
            BRA       ABEND2                   ; If erase-verify executed 602 times, branch to ABEND2

OKEND:      BCLR      #3,        @FLMCR:8      ; Clear EV bit
            MOV.B     #H'00,     R6L           ;
            MOV.B     R6L,       @EBR*:8       ; Clear EBR*


            One block erased

ABEND2:     Erase error
```

HITACHI

Flowchart for Erasing Multiple Blocks

Figure 20.11 Multiple-Block Erase Flowchart

Notes: *1 Program all addresses to be erased by following the prewrite flowchart.
*2 Set the watchdog timer overflow interval to the value indicated in table 20.10.
*3 For the erase-verify dummy write, write H'FF with a byte transfer instruction.
*4 Read the data to be verified with a byte transfer instruction. When erasing two or more blocks, clear the bits of erased blocks in the erase block register, so that only unerased blocks will be erased again.
*5 The erase time x is successively incremented by the initial set value $\times 2^{n-1}$ (n = 1, 2, 3, 4). After fourth erasing, the erase time is fixed. An initial value of 6.25 ms or less should be set, and the time for one erasure should be 50 ms or less.
*6 $t_{VS}1$: 4 μs or more
   $t_{VS}2$: 2 μs or more
   N: 602 (Set N so that total erase time does not exceed 30s.)

HITACHI

Sample Multiple-Block Erase Program: This program uses the following registers.

R0: Specifies blocks to be erased (set as explained below), and also stores address used in prewrite and erase-verify.

R1H: Used to test bits 8 to 15 of R0 stores register read data, and also used for dummy write.

R1L: Used to test bits 0 to 15 of R0.

R2: Specifies address where address used in prewrite and erase-verify is stored.

R3: Stores address used in prewrite and erase-verify.

R4: Stores last address of block to be erased.

R5: Sets prewrite and erase timing loop counters.

R6L: Used for prewrite-verify and erase-verify fail count.

Arbitrary blocks can be erased by setting bits in R0. Write R0 with a word transfer instruction.

A bit map of R0 and a sample setting for erasing specific blocks are shown next.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0	LB7	LB6	LB5	LB4	LB3	LB2	LB1	LB0	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
	Corresponds to EBR1								Corresponds to EBR2							

Example: to erase blocks LB2, SB7, and SB0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0	LB7	LB6	LB5	LB4	LB3	LB2	LB1	LB0	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
	Corresponds to EBR1								Corresponds to EBR2							
Setting	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1

R0 is set as follows:

```
MOV.W    #H'0481,R0
MOV.W    R0,      @EBR1
```

The setting of #a, #b, #c, #d, and #e values in the program depends on the clock frequency. Set #a, #b, #c, #d, and #e values according to tables 20.9 (1), (2), and 20.10.

467

HITACHI

Notes: 1. In this sample program, the stack pointer (SP) is set at address FF80. As the stack area, on-chip RAM addresses FF7E and FF7F are used. Therefore, when executing this sample program, addresses FF7E and FF7F should not be used. In addition, the on-chip RAM should not be disabled.

2. In this sample program, the program written in a ROM area (including external space) is transferred into the RAM area and executed in the RAM to which the program is transferred. #RAMSTR in the program is the starting destination address in RAM to which the program is transferred. #RAMSTR must be set to an even number.

3. When executing this sample program in the on-chip ROM area or external space, #RAMSTR should be set to #START.

```
FLMCR:    .RQU      H'FF80
EBR1:     .EQU      H'FF82
EBR2:     .EQU      H'FF83
TCSR:     .EQU      H'FFA8
STACK:    .EQU      H'FF80


          .ALIGN    2
START:    MOV.W     #STACK,   SP          ;  Set stack pointer
; Set the bits in R0 following the description on the previous page. This program is a sample program to erase
; all blocks.
          MOV.W     #H'FFFF,  R0          ;  Select blocks to be erased (R0: EBR1/EBR2)
          MOV.W     R0,       @EBR1       ;  Set EBR1/EBR2


; #RAMSTR is starting destination address to which program is transferred in RAM.
; Set #RAMSTR to even number.
          MOV.W     #RAMSTR,  R2          ;  Starting transfer destination address (RAM)
          MOV.W     #ERVADR,  R3          ;
          ADD.W     R3,       R2          ;  #RAMSTR + #ERVADR → R2
          MOV.W     #START,   R3          ;
          SUB.W     R3,       R2          ;  Address of data area used in RAM

          MOV.B     #H'00,    R1L         :  Used to test R1L bit in R0
PRETST:   CMP.B     #H'10,    R1L         ;  R1L = H'10?
          BEQ       ERASES                ;  If finished checking all R0 bits, branch to ERASES
          CMP.B     #H'08,    R1L         ;
          BMI       EBR2PW                ;  Test EBR1 if R1L ≥ 8, or EBR2 if R1L < 8
          MOV.B     R1L,      R1H         ;
          SUBX      #H'08,    R1H         ;  R1L – 8 → R1H
          BTST      R1H,      R0H         ;  Test R1H bit in EBR1 (R0H)
          BNE       PREWRT                ;  If R1H bit in EBR1 (R0H) is 1, branch to PREWRT
          BRA       PWADD1                ;  If R1H bit in EBR1 (R0H) is 0, branch to PWADD1
EBR2PW:   BTST      R1L,      R0L         ;  Test R1L bit in EBR2 (R0L)
          BNE       PREWRT                ;  If R1L bit in EBR2 (R0H) is 1, branch to PREWRT
PWADD1:   INC       R1L                   ;  R1L + 1 → R1L
          MOV.W     @R2+,     R3          ;  Dummy-increment R2
          BRA       PRETST                ;
```

HITACHI

```
; Execute prewrite
PREWRT: MOV.W   @R2+,     R3      ; Prewrite starting address
PREW:   MOV.B   #H'00,    R6L     ; Prewrite-verify fail counter
        MOV.W   #H'a,     R5      ; Prewrite-verify loop counter
PREWRS: INC     R6L               ; Prewrite-verify fail counter + 1 → R6L
        MOV.B   #H'00     R1H     ;
        MOV.B   R1H,      @R3     ; Write H'00
        MOV.W   #H'A579,  R4      ;
        MOV.W   R4,       @TCSR   ; Start watchdog timer
        MOV.W   R5,       R4      ; Set prewrite loop counter
        BSET    #0,       @FLMCR:8 ; Set P bit
LOOPR1: SUBS    #1,       R4      ;
        MOV.W   R4,       R4      ;
        BNE     LOOPR1            ; Wait loop
        BCLR    #0,       @FLMCR:8 ; Clear P bit
        MOV.W   #H'A500,  R4      ;
        MOV.W   R4,       @TCSR   ; Stop watchdog timer

        MOV.B   #H'c,     R4H     ; Set prewrite-verify loop counter
LOOPR2: DEC     R4H               ;
        BNE     LOOPR2            ; Wait loop
        MOV.B   @R3,      R1H     ; Read data = H'00?
        BEQ     PWVFOK            ; If read data = H'00 branch to PWVFOK
        CMP.B   #H'06,    R6L     ; Prewrite-verify executed 6 times?
        BEQ     ABEND1            ; If prewrite-verify executed 6 times, branch to ABEND1
        ADD.W   R5,       R5      ; Programming time × 2
        BRA     PREWRS            ; Prewrite again

ABEND1:    Programming error

PWVFOK: ADDS    #1,       R3      ; Address + 1 → R3
        MOV.W   @R2,      R4      ; Top address of next block
        CMP.W   R4,       R3      ; Last address?
        BNE     PREW              ; If not last address, prewrite next address
PWADD2: INC     R1L               ; Used to test R1L+1 bit in R0
        BRA     PRETST            ; Branch to PRETST

; Execute erase
ERASES: MOV.W   #H'0000,  R6      ; Erase-verify fail counter
        MOV.W   #H'd,     R5      ; Set erase loop count
ERASE:  ADDS    #1,       R6      ; Erase-verify fail counter + 1 → R6
        MOV.W   #H'e,     R4      ;
        MOV.W   R4,       @TCSR   ; Start watchdog timer
        MOV.W   R5,       R4      ; Set erase loop counter
        BSET    #1,       @FLMCR:8 ; Set E bit
LOOPE:  NOP
        NOP
        NOP
        NOP
        SUBS    #1,       R4      ;
        MOV.W   R4,       R4      ;
        BNE     LOOPE             ; Wait loop
        BCLR    #1,       @FLMCR:8 ; Clear E bit
        MOV.W   #H'A500,  R4      ;
        MOV.W   R4,       @TCSR   ; Stop watchdog timer
```

469

HITACHI

```
; Execute erase-verify
EVR:        MOV.W     #RAMSTR,   R2      ; Starting transfer destination address (RAM)
            MOV.W     #ERVADR,   R3      ;
            ADD.W     R3,        R2      ; #RAMSTR + #ERVADR → R2
            MOV.W     #START,    R3      ;
            SUB.W     R3,        R2      ; Address of data area used in RAM

            MOV.B     #H'00,     R1L     ; Used to test R1L bit in R0
            MOV.B     #H'b,      R4H     ; Set erase-verify loop counter
            BSET      #3,        @FLMCR:8 ; Set EV bit
LOOPEV:     DEC       R4H                ;
            BNE       LOOPEV             ; Wait loop
EBRTST:     CMP.B     #H'10,     R1L     ; R1L = H'10?
            BEQ       HANTEI             ; If finished checking all R0 bits, branch to HANTEI
            CMP.B     #H'08,     R1L     ;
            BMI       EBR2EV             ; Test EBR1 if R1L ≥ 8, or EBR2 if R1L < 8
            MOV.B     R1L,       R1H     ;
            SUBX      #H'08,     R1H     ; R1L – 8 → R1H
            BTST      R1H,       R0H     ; Test R1H bit in EBR1 (R0H)
            BNE       ERSEVF             ; If R1H bit in EBR1 (R0H) is 1, branch to ERSEVF
            BRA       ADD01              ; If R1H bit in EBR1 (R0H) is 0, branch to ADD01
EBR2EV:     BTST      R1L,       R0L     ; Test R1L bit in EBR2 (R0L)
            BNE       ERSEVF             ; If R1L bit in EBR2 (R0H) is 1, branch to ERSEVF
ADD01:      INC       R1L                ; R1L + 1 → R1L
            MOV.W     @R2+,      R3      ; Dummy-increment R2
            BRA       EBRTST             ;

ERASE1:     BRA       ERASE              ; Branch to ERASE via Erase 1

ERSEVF:     MOV.W     @R2+,      R3      ; Top address of block to be erase-verified
EVR2:       MOV.B     #H'FF,     R1H     ;
            MOV.B     R1H,       @R3     ; Dummy write
            MOV.B     #H'c,      R4H     ; Set erase-verify loop counter
LOOPEP:     DEC       R4H                ;
            BNE       LOOPEP             ; Wait loop
            MOV.B     @R3+,      R1H     ; Read
            CMP.B     #H'FF,     R1H     ; Read data = H'FF?
            BNE       BLKAD              ; If read data ≠ H'FF branch to BLKAD
            MOV.W     @R2,       R4      ; Top address of next block
            CMP.W     R4,        R3      ; Last address of block?
            BNE       EVR2               ;

            CMP.B     #H'08,     R1L     ;
            BMI       SBCLR              ; Test EBR1 if R1L ≥ 8, or EBR2 if R1L < 8
            MOV.B     R1L,       R1H     ;
            SUBX      #H'08,     R1H     ; R1L – 8 → R1H
            BCLR      R1H,       R0H     ; Clear R1H bit in EBR1 (R0H)
            BRA       BLKAD              ;
SBCLR:      BCLR      R1L,       R0L     ; Clear R1L bit in EBR2 (R0L)
BLKAD:      INC       R1L                ; R1L + 1 → R1L
            BRA       EBRTST             ;
```

470

HITACHI

```
HANTEI:   BCLR      #3,        @FLMCR:8  ; Clear EV bit
          MOV.W     R0,        @EBR1     ;
          BEQ       EOWARI               ; If EBR1/EBR2 is all 0, erasing ended normally

          MOV.W     #H'0004,   R4        ;
          CMP.W     R4,        R6        ; Erase-verify fail count executed 4 times?
          BPL       BRER                 ; If R6≥4, branch to BRER (branch until R6 is 4 to 602)
          ADD.W     R5,        R5        ; If R6<4, Erase time × 2 (execute when R6 is 1, 2, or 3)
BRER:     MOV.W     #H'025A,   R4        ;
          CMP.W     R4,        R6        ; Erase-verify executed 602 times?
          BNE       ERASE1               ; If erase-verify not executed 602 times, erase again
          BRA       ABEND2               ; If erase-verify executed 602 times, branch to ABEND2

;————< Block address table used in erase-verify> ————
          .ALIGN    2
ERVADR:   .DATA.W   H'0000               ; SB0
          .DATA.W   H'0080               ; SB1
          .DATA.W   H'0100               ; SB2
          .DATA.W   H'0180               ; SB3
          .DATA.W   H'0200               ; SB4
          .DATA.W   H'0400               ; SB5
          .DATA.W   H'0800               ; SB6
          .DATA.W   H'0C00               ; SB7
          .DATA.W   H'1000               ; LB0
          .DATA.W   H'2000               ; LB1
          .DATA.W   H'4000               ; LB2
          .DATA.W   H'6000               ; LB3
          .DATA.W   H'8000               ; LB4
          .DATA.W   H'A000               ; LB5
          .DATA.W   H'C000               ; LB6
          .DATA.W   H'EF80               ; LB7
          .DATA.W   H'F780               ; FLASH END

EOWARI:   Erase end
ABEND2:   Erase error
```

Loop Counter Values in Programs and Watchdog Timer Overflow Interval Settings: The setting of #a, #b, #c, #d, and #e values in the programs depends on the clock frequency. Tables 20.9 (1) and (2) indicate sample loop counter settings for typical clock frequencies. However, #e is set according to table 20.10.

As a software loop is used, calculated values including percent errors may not be the same as actual values. Therefore, the values are set so that the total programming time and total erase time do not exceed 1 ms and 30 s, respectively.

The maximum number of writes in the program, N, is set to 6.

HITACHI

Programming and erasing in accordance with the flowcharts is achieved by setting #a, #b, #c, and #d in the programs as shown in tables 20.9 (1) and (2). #e should be set as shown in table 20.10.

Wait state insertion is inhibited in these programs. If wait states are to be used, the setting should be made after the program ends. The setting value for the watchdog timer (WDT) overflow time is calculated based on the number of instructions between starting and stopping of the WDT, including the write time and erase time. Therefore, no other instructions should be added between starting and stopping of the WDT in this program example.

Table 20.9 (1)   #a, #b, #c, and #d Setting Values for Typical Clock Frequencies with Program Running in the On-Chip Memory (RAM)

| | | | Clock Frequency | | | |
| | | | f = 16 MHz | f = 10 MHz | f = 8 MHz | f = 2 MHz |
Variable		Time Setting	Counter Setting Value	Counter Setting Value	Counter Setting Value	Counter Setting Value
$a_{(f)}$	Programming time (initial setting value)	15.8 μs	H'001F	H'0013	H'000F	H'0003
$b_{(f)}$	tvs1	4 μs	H'0B	H'07	H'06	H'02
$c_{(f)}$	tvs2	2 μs	H'06	H'04	H'03	H'01
$d_{(f)}$	Erase time (initial setting value)	6.25 ms	H'1869	H'0F42	H'0C34	H'030D

Table 20.9 (2)   #a, #b, #c, and #d Setting Values for Typical Clock Frequencies with Program Running in the External Device

| | | | Clock Frequency | | | |
| | | | f = 16 MHz | f = 10 MHz | f = 8 MHz | f = 2 MHz |
Variable		Time Setting	Counter Setting Value	Counter Setting Value	Counter Setting Value	Counter Setting Value
$a_{(f)}$	Programming time (initial setting value)	15.8 μs	H'000A	H'0006	H'0005	H'0001
$b_{(f)}$	tvs1	4 μs	H'04	H'03	H'02	H'01
$c_{(f)}$	tvs2	2 μs	H'02	H'02	H'01	H'01
$d_{(f)}$	Erase time (initial setting value)	6.25 ms	H'0823	H'0516	H'0411	H'0104

472

HITACHI

Formula: When using a clock frequency not shown in tables 20.9 (1) and (2), follow the formula below. The calculation is based on a clock frequency of 10 MHz.

After calculating a(f) and d(f) in the decimal system, omit the first decimal figures, and convert them to the hexadecimal system, so that a(f) and d(f) are set to 15.8 μs or less and 6.25 ms or less, respectively.

After calculating b(f) and c(f) in the decimal system, raise the first decimal figures, and convert them to the hexadecimal system, so that b(f) and c(f) are set to 4 μs or more and 2 μs or more, respectively.

$$a \text{ (f) to } d \text{ (f)} = \frac{\text{Clock frequency } f \text{ [MHz]}}{10} \times a \text{ (f = 10) to } d \text{ (f = 10)}$$

Examples for a program running in on-chip memory (RAM) at a clock frequency of 12 MHz:

$$a \text{ (f)} = \frac{12}{10} \times 19 = 22.8 \approx 22 = \text{H'0016}$$

$$b \text{ (f)} = \frac{12}{10} \times 7 = 8.4 \approx 9 = \text{H'09}$$

$$c \text{ (f)} = \frac{12}{10} \times 4 = 4.8 \approx 5 = \text{H'05}$$

$$d \text{ (f)} = \frac{12}{10} \times 3906 = 4687.2 \approx 4687 = \text{H'124F}$$

Table 20.10   Watchdog Timer Overflow Interval Settings (#e Setting Value According to Clock Frequency)

Clock Frequency [MHz]	Variable e (f)
10 MHz ≤ frequency ≤ 16 MHz	H'A57F
2 MHz ≤ frequency < 10 MHz	H'A57E

HITACHI

20.4.7 Prewrite Verify Mode

Prewrite-verify mode is a verify mode used when programming all bits to equalize their threshold voltages before erasing them.

To program all bits, follow the prewrite algorithm shown in figure 20.10. The procedure is to program all flash memory data to H'00 by using H'00 write data. H'00 should also be written when using RAM for flash memory emulation (when prewriting a RAM area). (This also applies when using RAM to emulate flash memory erasing with an emulator or other support tool.) After the necessary programming time has elapsed, exit program mode (by clearing the P bit to 0) and select prewrite-verify mode (leave the P, E, PV, and EV bits all cleared to 0). In prewrite-verify mode, a prewrite-verify voltage is applied to the memory cells at the read address. If the flash memory is read in this state, the data at the read address will be read. After selecting prewrite-verify mode, wait 4 μs or more before reading.

Note: For a sample prewriting program, see the prewrite subroutine in the sample erasing program.

20.4.8 Protect Modes

Flash memory can be protected from programming and erasing by software or hardware methods. These two protection modes are described below.

Software Protection: Prevents transitions to program mode and erase mode even if the P or E bit is set in the flash memory control register (FLMCR). Details are as follows.

Protection	Description	Function		
		Program	Erase	Verify[1]
Block protect	Individual blocks can be protected from erasing and programming by the erase block registers (EBR1 and EBR2). If H'00 is set in EBR1 and EBR2, all blocks are protected from erasing and programming.	Disabled	Disabled	Enabled
Emulation protect[2]	When the RAMS or RAM0 bit, but not both, is set in the wait-state control register (WSCR), all blocks are protected from programming and erasing	Disabled	Disabled[3]	Enabled

Notes: [1] Three modes: program-verify, erase-verify, and prewrite-verify.
   [2] Except in RAM areas overlapped onto flash memory.
   [3] All blocks are erase-disabled. It is not possible to specify individual blocks.

474

HITACHI

Hardware Protection: Suspends or disables the programming and erasing of flash memory, and resets the flash memory control register (FLMCR) and erase block registers (EBR1 and EBR2). Details of hardware protection are as follows.

Protection	Description	Function Program	Erase	Verify[*1]
Programing voltage (V_{PP}) protect	When 12 V is not applied to the FV_{PP} pin, FLMCR, EBR1, and EBR2 are initialized, disabling programming and erasing. To obtain this protection, V_{PP} should not exceed V_{CC}.[*3]	Disabled	Disabled[*2]	Disabled
Reset and standby protect	When a reset occurs (including a watchdog timer reset) or standby mode is entered, FLMCR, EBR1, and EBR2 are initialized, disabling programming and erasing. Note that $\overline{RES}$ input does not ensure a reset unless the $\overline{RES}$ pin is held low for at least 20 ms at power-up (to enable the oscillator to settle), or at least ten system clock cycles (10ø) during operation.	Disabled	Disabled[*2]	Disabled
Interrupt protect	To prevent damage to the flash memory, if interrupt input occurs while flash memory is being programmed or erased, programming or erasing is aborted immediately. The settings in FLMCR, EBR1, and EBR2 are retained. This type of protection can be cleared only by a reset.	Disabled	Disabled[*2]	Enabled

Notes: *1 Three modes: program-verify, erase-verify, and prewrite-verify.
   *2 All blocks are erase-disabled. It is not possible to specify individual blocks.
   *3 For details, see section 20.7, Flash Memory Programming and Erasing Precautions.

20.4.9 Interrupt Handling during Flash Memory Programming and Erasing

If an interrupt occurs[*1] while flash memory is being programmed or erased (while the P or E bit of FLMCR is set), the following operating states can occur.

- If an interrupt is generated during programming or erasing, programming or erasing is aborted to protect the flash memory. Since memory cell values after a forced interrupt are indeterminate, the system will not operate correctly after such an interrupt.

- Program runaway may result because the vector table could not be read correctly in interrupt exception handling during programming or erasure[*2].

HITACHI

For NMI interrupts while flash memory is being programmed or erased, these malfunction and runaway problems can be prevented by using the RAM overlap function with the settings described below.

1. Do not store the NMI interrupt-handling routine[3] in the flash memory area (neither H'0000 to H'EF7F in mode 2 nor H'0000 to H'F77F in mode 3). Store it elsewhere (in RAM, for example).

2. Set the NMI interrupt vector in address H'F806 in RAM (corresponding to H'0006 in flash memory).

3. After the above settings, set both the RAMS and RAM0 bits to 1 in WSCR.[4]

Due to the setting of step 3, if an interrupt signal is input while 12 V is applied to the FV_{PP} pin, the RAM overlap function is enabled and part of the RAM (H'F800 to H'F87F) is overlapped onto the small-block area of flash memory (H'0000 to H'007F). As a result, when an interrupt is input, the vector is read from RAM, not flash memory, so the interrupt is handled normally even if flash memory is being programmed or erased. This can prevent malfunction and runaway.

Notes: *1 When the interrupt mask bit (I) of the condition control register (CCR) is set to 1, all interrupts except NMI are masked. For details see (2) in section 2.2.2, Control Registers.

    *2 The vector table might not be read correctly for one of the following reasons:
- If flash memory is read while it is being programmed or erased (while the P or E bit of FLMCR is set), the correct value cannot be read.
- If no value has been written for the NMI entry in the vector table yet, NMI exception handling will not be executed correctly.

    *3 This routine should be programmed so as to prevent microcontroller runaway.

    *4 For details on WSCR settings, see section 20.2.4, Wait-State Control Register.

Notes on Interrupt Handling in Boot Mode: In boot mode, the settings described above concerning NMI interrupts are carried out, and NMI interrupt handling (but not other interrupt handling) is enabled while the boot program is executing. Note the following points concerning the user program.

- If interrupt handling is required
  — Load the NMI vector (H'F780) into address H'F806 in RAM (the 38th byte of the transferred user program should be H'F780).
  — The interrupt handling routine used by the boot program is stored in addresses H'F780 to H'F78F in RAM. Make sure that the user program does not overwrite this area.

- If interrupt handling is not required

  Since the RAMS and RAM0 bits remain set to 1 in WSCR, make sure that the user program disables the RAM overlap by clearing the RAMS and RAM0 bits both to 0.

476

HITACHI

20.5　Flash Memory Emulation by RAM

Erasing and programming flash memory takes time, which can make it difficult to tune parameters and other data in real time. If necessary, real-time updates of flash memory can be emulated by overlapping the small-block flash-memory area with part of the RAM (H'F800 to H'F97F). This RAM reassignment is performed using bits 7 and 6 of the wait-state control register (WSCR). See figure 20.11.

After a flash memory area has been overlapped by RAM, the RAM area can be accessed from two address areas: the overlapped flash memory area, and the original RAM area (H'F800 to H'F97F). Table 20.11 indicates how to reassign RAM.

Wait-State Control Register (WSCR)[2]

Bit	7	6	5	4	3	2	1	0
	RAMS	RAM0	CKDBL	—	WMS1	WMS0	WC1	WC0
Initial value[1]	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Notes: *1　WSCR is initialized by a reset and in hardware standby mode. It is not initialized in software standby mode.
*2　For details of WSCR settings, see section 20.2.4, Wait-State Control Register (WSCR).

Table 20.11　RAM Area Selection

Bit 7: RAMS	Bit 6: RAM0	RAM Area	ROM Area
0	0	None	—
	1	H'F880 to H'F8FF	H'0080 to H'00FF
1	0	H'F880 to H'F97F	H'0080 to H'017F
	1	H'F800 to H'F87F	H'0000 to H'007F

477

HITACHI

Example of Emulation of Real-Time Flash-Memory Update

Figure 20.12 shows the memory mapping with the Flash memory address space (H'0000, H'007F, Small-block area (SB1) H'0080, H'00FF, H'0100, Flash memory address space, H'F77F) and the On-chip RAM area (H'F780, Overlapped RAM H'F880, H'F8FF, On-chip RAM area, H'FF7F) with the Overlapped RAM.

Procedure

1. Overlap part of RAM (H'F880 to H'F8FF) onto the area requiring real-time update (SB1). (Set WSCR bits 7 and 6 to 01.)

2. Perform real-time updates in the overlapping RAM.

3. After finalization of the update data, clear the RAM overlap (by clearing the RAMS and RAM0 bits).

4. Read the data written in RAM addresses H'F880 to H'F8FF out externally, then program the flash memory area, using this data as part of the program data.

Figure 20.12   Example of RAM Overlap

HITACHI

Notes on Use of RAM Emulation Function

- Notes on Applying, Releasing, and Shutting Off the Programming Voltage (V_{PP})

  Care is necessary to avoid errors in programming and erasing when applying, releasing, and shutting off V_{PP}, just as in the on-board programming modes. In particular, even if the emulation function is being used, make sure that the watchdog timer is set when the P or E bit of the flash memory control register (FLMCR) has been set, to prevent errors in programming and erasing due to program runaway while V_{PP} is applied.

  For details see section 20.7, Flash Memory Programming and Erasing Precautions (5).

479

HITACHI

20.6   Flash Memory Writer Mode (H8/3437F)

20.6.1   Writer Mode Setting

The on-chip flash memory of the H8/3437F can be programmed and erased not only in the on-board programming modes but also in writer mode, using a general-purpose PROM programmer.

20.6.2   Socket Adapter and Memory Map

Programs can be written and verified by attaching a special 100-pin/32-pin socket adapter to the PROM programmer. Table 20.12 gives ordering information for the socket adapter. Figure 20.13 shows a memory map in writer mode. Figure 20.14 shows the socket adapter pin interconnections.

Table 20.12   Socket Adapter

Microcontroller	Package	Socket Adapter
HD64F3437F16	100-pin QFP	HS3434ESHF1H
HD64F3437TF16	100-pin TQFP	HS3434ESNF1H

Figure 20.13   Memory Map in Writer Mode

HITACHI

H8/3437F Pin No. FP-100B, TFP-100B	Pin Name	Socket Adapter	HN28F101 (32 Pins) Pin Name	Pin No.
8	$\overline{STBY}/FV_{PP}$		V_{PP}	1
7	$\overline{NMI}$		FA_9	26
18	$P9_5$		FA_{16}	2
19	$P9_4$		FA_{15}	3
22	$P9_3$		$\overline{WE}$	31
82	$P3_0$		FO_0	13
83	$P3_1$		FO_1	14
84	$P3_2$		FO_2	15
85	$P3_3$		FO_3	17
86	$P3_4$		FO_4	18
87	$P3_5$		FO_5	19
88	$P3_6$		FO_6	20
89	$P3_7$		FO_7	21
79	$P1_0$		FA_0	12
78	$P1_1$		FA_1	11
77	$P1_2$		FA_2	10
76	$P1_3$		FA_3	9
75	$P1_4$		FA_4	8
74	$P1_5$		FA_5	7
73	$P1_6$		FA_6	6
72	$P1_7$		FA_7	5
67	$P2_0$		FA_8	27
66	$P2_1$		$\overline{OE}$	24
65	$P2_2$		FA_{10}	23
64	$P2_3$		FA_{11}	25
63	$P2_4$		FA_{12}	4
62	$P2_5$		FA_{13}	28
61	$P2_6$		FA_{14}	29
60	$P2_7$		$\overline{CE}$	22
24, 25, 29, 32, 16	$P9_1$, $P9_0$, $P6_3$, $P6_4$, $P9_7$		V_{CC}	32
5, 6, 23,35	MD_1, MD_0, $P9_2$, $P6_7$		V_{SS}	16
36, 37	AV_{ref}, AV_{CC}			
4, 9, 59	$V_{CC}B$, V_{CC}			
46	AV_{SS}			
15, 70, 71, 92	V_{SS}			
1	$\overline{RES}$	Power-on reset circuit		
2, 3	XTAL, EXTAL	Oscillator circuit		
Other pins	NC (OPEN)			

Legend:
V_{PP}: Programming power supply
FO_7 to FO_0: Data input/output
FA_{16} to FA_0: Address input
$\overline{OE}$: Output enable
$\overline{CE}$: Chip enable
$\overline{WE}$: Write enable

Figure 20.14   Wiring of Socket Adapter

481

HITACHI

20.6.3 Operation in Writer Mode

The program/erase/verify specifications in writer mode are the same as for the standard HN28F101 flash memory. However, since the H8/3437F does not support product name recognition mode, the programmer cannot be automatically set with the device name. Table 20.13 indicates how to select the various operating modes.

Table 20.13 Operating Mode Selection in Writer Mode

Mode		FV_{PP}	V_{CC}	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	D_7 to D_0	A_{16} to A_0
							Pins	
Read	Read	V_{CC}	V_{CC}	L	L	H	Data output	Address input
	Output disable	V_{CC}	V_{CC}	L	H	H	High impedance	
	Standby	V_{CC}	V_{CC}	H	X	X	High impedance	
Command write	Read	V_{PP}	V_{CC}	L	L	H	Data output	
	Output disable	V_{PP}	V_{CC}	L	H	H	High impedance	
	Standby	V_{PP}	V_{CC}	H	X	X	High impedance	
	Write	V_{PP}	V_{CC}	L	H	L	Data input	

Note: * Be sure to set the FV_{PP} pin to V_{CC} in these states. If it is set to 0 V, hardware standby mode will be entered, even when in writer mode, resulting in incorrect operation.

Legend:

L: Low level

H: High level

V_{PP}: V_{PP} level

V_{CC}: V_{CC} level

X: Don't care

HITACHI

Table 20.14 Writer Mode Commands

Command	Cycles	1st Cycle			2nd Cycle		
		Mode	Address	Data	Mode	Address	Data
Memory read	1	Write	X	H'00	Read	RA	Dout
Erase setup/erase	2	Write	X	H'20	Write	X	H'20
Erase-verify	2	Write	EA	H'A0	Read	X	EVD
Auto-erase setup/ auto-erase	2	Write	X	H'30	Write	X	H'30
Program setup/ program	2	Write	X	H'40	Write	PA	PD
Program-verify	2	Write	X	H'C0	Read	X	PVD
Reset	2	Write	X	H'FF	Write	X	H'FF

PA: Program address
EA: Erase-verify address
RA: Read address
PD: Program data
PVD: Program-verify output data
EVD: Erase-verify output data

483

HITACHI

High-Speed, High-Reliability Programming: Unused areas of the H8/3437F flash memory contain H'FF data (initial value). The H8/3437F flash memory uses a high-speed, high-reliability programming procedure. This procedure provides enhanced programming speed without subjecting the device to voltage stress and without sacrificing the reliability of programmed data. Figure 20.15 shows the basic high-speed, high-reliability programming flowchart. Tables 20.15 and 20.16 list the electrical characteristics during programming.

```
                          ( Start )
                              |
                    Set V_PP = 12.0 V ±0.6 V
                              |
                        Address = 0
                              |
                       +----> n = 0
                       |          |
                       |   +--> n + 1 → n
                       |   |      |
                       |   | Program setup command
                       |   |      |
                       |   |  Program command
                       |   |      |
                       |   |   Wait (25 μs)
                       |   |      |
                       |   | Program-verify command
                       |   |      |
                       |   |   Wait (6 μs)
                       |   |      |
  Address + 1 → address |   < Verification? > ---- No go ----+
           ^           |      |                              |
           |           |      Go                         < n = 20? > -- No --+
           |  No       |      |                              |               |
           +---- < Last address? >                          Yes             |
                       |                                      |              |
                      Yes                                   ( Fail )         |
                       |                                                     |
                  Set V_PP = V_CC                                            |
                       |                                                     |
                    ( End )                                                  |
```

Set V_{PP} = 12.0 V ±0.6 V

$n + 1 \rightarrow n$

Address + 1 → address

$n = 20?$

Set $V_{PP} = V_{CC}$

Figure 20.15   High-Speed, High-Reliability Programming

HITACHI

High-Speed, High-Reliability Erasing: The H8/3437F flash memory uses a high-speed, high-reliability erasing procedure. This procedure provides enhanced erasing speed without subjecting the device to voltage stress and without sacrificing data reliability. Figure 20.16 shows the basic high-speed, high-reliability erasing flowchart. Tables 20.15 and 20.16 list the electrical characteristics during erasing.

Note: * Follow the high-speed, high-reliability programming flowchart in programming all bits. If some bits are already programmed to 0, program only the bits that have not yet been programmed.

Figure 20.16   High-Speed, High-Reliability Erasing

485

HITACHI

Table 20.15 DC Characteristics in Writer Mode

(Conditions: $V_{CC} = 5.0$ V $\pm 10\%$, $V_{PP} = 12.0$ V ± 0.6 V, $V_{SS} = 0$ V, $T_a = 25°C \pm 5°C$)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Input high voltage	FO$_7$ to FO$_0$, FA$_{16}$ to FA$_0$, $\overline{OE}$, $\overline{CE}$, $\overline{WE}$	V_{IH}	2.2	—	V_{CC} + 0.3	V	
Input low voltage	FO$_7$ to FO$_0$, FA$_{16}$ to FA$_0$, $\overline{OE}$, $\overline{CE}$, $\overline{WE}$	V_{IL}	−0.3	—	0.8	V	
Output high voltage	FO$_7$ to FO$_0$	V_{OH}	2.4	—	—	V	$I_{OH} = -200$ μA
Output low voltage	FO$_7$ to FO$_0$	V_{OL}	—	—	0.45	V	$I_{OL} = 1.6$ mA
Input leakage current	FO$_7$ to FO$_0$, FA$_{16}$ to FA$_0$, $\overline{OE}$, $\overline{CE}$, $\overline{WE}$	$\mid I_{LI} \mid$	—	—	2	μA	Vin = 0 to V_{CC}
V_{CC} current	Read	I_{CC}	—	40	80	mA	
	Program	I_{CC}	—	40	80	mA	
	Erase	I_{CC}	—	40	80	mA	
FV$_{PP}$ current	Read	I_{PP}	—	—	10	μA	V_{PP} = 2.7 V to 5.5 V
			—	10	20	mA	V_{PP} = 12.6 V
	Program	I_{PP}	—	20	40	mA	V_{PP} = 12.6 V
	Erase	I_{PP}	—	20	40	mA	V_{PP} = 12.6 V

HITACHI

Table 20.16 AC Characteristics in Writer Mode

(Conditions: $V_{CC} = 5.0$ V $\pm 10\%$, $V_{PP} = 12.0$ V ± 0.6 V, $V_{SS} = 0$ V, $T_a = 25°C \pm 5°C$)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Command write cycle	t_{CWC}	120	—	—	ns	Figure 20.17
Address setup time	t_{AS}	0	—	—	ns	Figure 20.18*
Address hold time	t_{AH}	60	—	—	ns	Figure 20.19
Data setup time	t_{DS}	50	—	—	ns	
Data hold time	t_{DH}	10	—	—	ns	
$\overline{CE}$ setup time	t_{CES}	0	—	—	ns	
$\overline{CE}$ hold time	t_{CEH}	0	—	—	ns	
V_{PP} setup time	t_{VPS}	100	—	—	ns	
V_{PP} hold time	t_{VPH}	100	—	—	ns	
$\overline{WE}$ programming pulse width	t_{WEP}	70	—	—	ns	
$\overline{WE}$ programming pulse high time	t_{WEH}	40	—	—	ns	
$\overline{OE}$ setup time before command write	t_{OEWS}	0	—	—	ns	
$\overline{OE}$ setup time before verify	t_{OERS}	6	—	—	µs	
Verify access time	t_{VA}	—	—	500	ns	
$\overline{OE}$ setup time before status polling	t_{OEPS}	120	—	—	ns	
Status polling access time	t_{SPA}	—	—	120	ns	
Program wait time	t_{PPW}	25	—	—	ns	
Erase wait time	t_{ET}	9	—	11	ms	
Output disable time	t_{DF}	0	—	40	ns	
Total auto-erase time	t_{AET}	0.5	—	30	s	

Note: $\overline{CE}$, $\overline{OE}$, and $\overline{WE}$ should be high during transitions of V_{PP} from 5 V to 12 V and from 12 V to 5 V.

* Input pulse level: 0.45 V to 2.4 V

  Input rise time and fall time $\leq$ 10 ns

  Timing reference levels: 0.8 V and 2.0 V for input; 0.8 V and 2.0 V for output

HITACHI

Figure 20.17   Auto-Erase Timing

HITACHI

Figure 20.18   High-Speed, High-Reliability Programming Timing

Note: Program-verify data output values may be intermediate between 1 and 0 before programming has been completed.

HITACHI

489

Figure 20.19 Erase Timing

20.7 Flash Memory Programming and Erasing Precautions

Read these precautions before using writer mode, on-board programming mode, or flash memory emulation by RAM.

(1) Program with the specified voltages and timing.

The rated programming voltage (V_{PP}) of the flash memory is 12.0 V.

If the PROM programmer is set to Hitachi HN28F101 specifications, V_{PP} will be 12.0 V. Applying voltages in excess of the rating can permanently damage the device. Take particular care to ensure that the PROM programmer peak overshoot does not exceed the rated limit of 13 V.

(2) Before programming, check that the chip is correctly mounted in the PROM programmer. Overcurrent damage to the device can result if the index marks on the PROM programmer socket, socket adapter, and chip are not correctly aligned.

(3) Don't touch the socket adapter or chip while programming. Touching either of these can cause contact faults and write errors.

490

HITACHI

(4) Set H'FF as the PROM programmer buffer data for addresses H'F780 to H'1FFFF. The H8/3437F PROM size is 60 kbytes. Addresses H'F780 to H'1FFFF always read H'FF, so if H'FF is not specified as programmer data, a verify error will occur.

(5) Notes on applying, releasing, and shutting off the programming voltage (V_{PP})

Note: In this section, the application, release, and shutting-off of V_{PP} are defined as follows.
Application: A rise in voltage from V_{CC} to 12 V ± 0.6 V.
Release: A drop in voltage from 12 V ± 0.6 V to V_{CC}.
Shut-off: No applied voltage (floating).

- Apply the programming voltage (V_{PP}) after the rise of V_{CC}, and release V_{PP} before shutting off V_{CC}.

To prevent unintended programming or erasing of flash memory, in these power-on and power-off timings, the application, release, and shutting-off of V_{PP} must take place when the microcontroller is in a stable operating condition as defined below.

Stable operating condition

— The V_{CC} voltage must be stabilized within the rated voltage range (V_{CC} = 2.7 V to 5.5 V)*

If V_{PP} is applied, released, or shut off while the microcontroller's V_{CC} voltage is not within the rated voltage range (V_{CC} = 2.7 to 5.5 V)*, since microcontroller operation is unstable, the flash memory may be programmed or erased by mistake. This can occur even if V_{CC} = 0 V. To prevent changes in the V_{CC} power supply when V_{PP} is applied, be sure that the power supply is adequately decoupled with inserting bypass capacitors.

Note: * In the LH version, V_{CC} = 3.0 V to 5.5 V.

— Clock oscillation must be stabilized (the oscillation settling time must have elapsed), and oscillation must not be stopped

When turning on V_{CC} power, hold the $\overline{RES}$ pin low during the oscillation settling time (t_{OSC1} = 20 ms), and do not apply V_{PP} until after this time.

— The microcontroller must be in the reset state, or in a state in which a reset has ended normally (reset has been released) and flash memory is not being accessed

Apply or release V_{PP} either in the reset state, or when the CPU is not accessing flash memory (when a program in on-chip RAM or external memory is executing). Flash memory cannot be read normally at the instant when V_{PP} is applied or released. Do not read flash memory while V_{PP} is being applied or released.

For a reset during operation, apply or release V_{PP} only after the $\overline{RES}$ pin has been held low for at least ten system clock cycles (10ø).

491

HITACHI

— The P and E bits must be cleared in the flash memory control register (FLMCR)

When applying or releasing V_{PP}, make sure that the P or E bit is not set by mistake.

— No program runaway

When V_{PP} is applied, program execution must be supervised, e.g. by the watchdog timer.

These power-on and power-off timing requirements should also be satisfied in the event of a power failure and in recovery from a power failure. If these requirements are not satisfied, overprogramming or overerasing may occur due to program runaway etc., which could cause memory cells to malfunction.

- The V_{PP} flag is set and cleared by a threshold decision on the voltage applied to the FV_{PP} pin. The threshold level is between approximately $V_{CC} + 2$ V to 11.4 V.

When this flag is set, it becomes possible to write to the flash memory control register (FLMCR) and the erase block registers (EBR1 and EBR2), even though the V_{PP} voltage may not yet have reached the programming voltage range of 12.0 ± 0.6 V.

Do not actually program or erase the flash memory until V_{PP} has reached the programming voltage range.

The programming voltage range for programming and erasing flash memory is 12.0 ± 0.6 V (11.4 V to 12.6 V). Programming and erasing cannot be performed correctly outside this range. When not programming or erasing the flash memory, ensure that the V_{PP} voltage does not exceed the V_{CC} voltage. This will prevent unintended programming and erasing.

In this chip, the same pin is used for $\overline{STBY}$ and FV_{PP}. When this pin is driven low, a transition is made to hardware standby mode. This happens not only in the normal operating modes (modes 1, 2, and 3), but also when programming the flash memory with a PROM programmer. When programming with a PROM programmer, therefore, use a programmer which sets this pin to the V_{CC} level when not programming (FV_{PP}=12 V).

Note: Here, V_{PP} application, release, and cutoff are defined as follows:
Application: Raising the voltage from V_{CC} to 12 ± 0.6 V.
Release: Dropping the voltage from 12 ± 0.6 V to V_{CC}.
Cutoff: Halting voltage application (setting the floating state).

492

HITACHI

Figure 20.20 V_{PP} Power-On and Power-Off Timing

(6) Do not apply 12 V to the FV_{PP} pin during normal operation.

To prevent accidental programming or erasing due to microcontroller program runaway etc., apply 12 V to the V_{PP} pin only when the flash memory is programmed or erased, or when flash memory is emulated by RAM. Overprogramming or overerasing due to program runaway can cause memory cells to malfunction. Avoid system configurations in which 12 V is always applied to the FV_{PP} pin.

While 12 V is applied, the watchdog timer should be running and enabled to halt runaway program execution, so that program runaway will not lead to overprogramming or overerasing.

493

HITACHI

(7) Design a current margin into the programming voltage (V$_{PP}$) power supply. Ensure that V$_{PP}$ will not depart from 12.0 ±0.6 V (11.4 V to 12.6 V) during programming or erasing. Programming and erasing may become impossible outside this range.

(8) Ensure that peak overshoot does not exceed the rated value at the FV$_{PP}$ and MD$_1$ pins. Connect decoupling capacitors as close to the FV$_{PP}$ and MD$_1$ pins as possible.

Also connect decoupling capacitors to the MD$_1$ pin in the same way when boot mode is used.

Figure 20.21   V$_{PP}$ Power Supply Circuit Design (Example)

(9) Use the recommended algorithms for programming and erasing flash memory. These algorithms are designed to program and erase without subjecting the device to voltage stress and without sacrificing the reliability of programmed data.

Before setting the program (P) or erase (E) bit in the flash memory control register (FLMCR), set the watchdog timer to ensure that the P or E bit does not remain set for more than the specified time.

(10) For details on interrupt handling while flash memory is being programmed or erased, see the notes on NMI interrupt handling in section 20.4.9, Interrupt Handling during Flash Memory Programming and Erasing.

(11) Cautions on Accessing Flash Memory Control Registers

1. Flash memory control register access state in each operating mode

   The H8/3437F has flash memory control registers located at addresses H'FF80 (FLMCR), H'FF82 (EBR1), and H'FF83 (EBR2). These registers can only be accessed when 12 V is applied to the flash memory program power supply pin, FV$_{PP}$.

494

HITACHI

Table 20.17 shows the area accessed for the above addresses in each mode, when 12 V is and is not applied to FV_{PP}.

Table 20.17 Area Accessed in Each Mode with 12V Applied and Not Applied to FV_{PP}

	Mode 1	Mode 2	Mode 3
12 V applied to FV_{PP}	Reserved area (always H'FF)	Flash memory control register (initial value H'80)	Flash memory control register (initial value H'80)
12 V not applied to FV_{PP}	External address space	External address space	Reserved area (always H'FF)

2. When a flash memory control register is accessed in mode 2 (expanded mode with on-chip ROM enabled)

   When a flash memory control register is accessed in mode 2, it can be read or written to if 12 V is being applied to FV_{PP}, but if not, external address space will be accessed. It is therefore essential to confirm that 12 V is being applied to the FV_{PP} pin before accessing these registers.

3. To check for 12 V application/non-application in mode 3 (single-chip mode)

   When address H'FF80 is accessed in mode 3, if 12 V is being applied to FV_{PP}, FLMCR is read/written to, and its initial value after reset is H'80. When 12 V is not being applied to FV_{PP}, FLMCR is a reserved area that cannot be modified and always reads H'FF. Since bit 7 (corresponding to the V_{PP} bit) is set to 1 at this time regardless of whether 12 V is applied to FV_{PP}, application or release of 12 V to FV_{PP} cannot be determined simply from the 0 or 1 status of this bit. A byte data comparison is necessary to check whether 12V is being applied. The relevant coding is shown below.

```
              .
              .
              .
 LABEL1:    MOV.B  @H'FF80, R1L
            CMP.B  #H'FF,   R1L
            BEQ    LABEL1
              .
              .
              .
Sample program for detection of 12 V application to FVPP (mode 3)
```

HITACHI

Table 20.18   DC Characteristics of Flash Memory

Conditions: V_{CC} = 2.7 V to 5.5 V[*2], AV_{CC} = 2.7 V to 5.5 V[*2], AV_{ref} = 2.7 V to AV_{CC}[*2],
V_{SS} = AV_{SS} = 0 V, V_{PP} = 12.0 ± 0.6 V, T_a = −20°C to +75°C (regular specifications),
T_a = −40°C to +85°C (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
High-voltage (12 V) threshold level[*1]	FV$_{PP}$, MD$_1$	V$_H$	V$_{CC}$ + 2	—	11.4	V	
FV$_{PP}$ current	During read	I$_{PP}$	—	—	10	µA	V$_{PP}$ = 2.7 to 5.5 V
			—	10	20	mA	V$_{PP}$ = 12.6 V
	During programming		—	20	40	mA	
	During erasure		—	20	40	mA	

Notes: *1 The listed voltages describe the threshold level at which high-voltage application is
recognized. In boot mode and while flash memory is being programmed or erased, the
applied voltage should be 12.0 V ± 0.6 V.

*2 In the LH version, V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, AV_{ref} = 3.0 V to AV_{CC}.

496

HITACHI

Table 20.19   AC Characteristics of Flash Memory

Conditions: V_{CC} = 2.7 V to 5.5 V[*5], AV_{CC} = 2.7 V to 5.5 V[*5], AV_{ref} = 2.7 V to AV_{CC}[*5],
V_{SS} = AV_{SS} = 0 V, V_{PP} = 12.0 ± 0.6 V, T_a = –20°C to +75°C (regular specifications),
T_a = –40°C to +85°C (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Programming time[*1, *2]	t_P	—	50	1000	µs	
Erase time[*1, *3]	t_E	—	1	30	s	
Number of writing/erasing count	N_{WEC}	—	—	100	Times	
Verify setup time 1[*1]	t_{VS1}	4	—	—	µs	
Verify setup time 2[*1]	t_{VS2}	2	—	—	µs	
Flash memory read setup time[*4]	t_{FRS}	50	—	—	µs	$V_{CC} \geq 4.5$ V
		100	—	—		$V_{CC} < 4.5$ V

Notes: *1 Set the times following the programming/erasing algorithm shown in section 20.

*2 The programming time is the time during which a byte is programmed or the P bit in the flash memory control register (FLMCR) is set. It does not include the program-verify time.

*3 The erase time is the time during which all 60-kbyte blocks are erased or the E bit in the flash memory control register (FLMCR) is set . It does not include the prewrite time before erasure or erase-verify time.

*4 After power-on when using an external colck source, after return from standby mode, or after switching the programming voltage (V_{PP}) from 12 V to V_{CC}, make sure that this read setup time has elapsed before reading flash memory.
When V_{PP} is released, the flash memory read setup time is defined as the period from when the FV_{PP} pin has reached V_{CC} + 2 V until flash memory can be read.

*5 In the LH version, V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, AV_{ref} = 3.0 V to AV_{CC}.

497

HITACHI

498

HITACHI

Section 21 ROM
(60-kbyte Single-Power-Supply Flash Memory Version)

21.1 Flash Memory Overview

21.1.1 Mode Pin Settings and ROM Space

The H8/3437SF has 60 kbytes of on-chip flash memory. The ROM is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states. Even addresses are connected to the upper 8 bits, and odd addresses to the lower 8 bits. Word data must start at an even address.

Enabling and disabling of the on-chip ROM is performed by the mode pins (MD_1 and MD_2) and the EXPE bit in MDCR.

The H8/3437SF flash memory can be programmed and erased on-board as well as with a PROM programmer.

Table 21.1 Mode Pin Settings and ROM Space

Operating Mode		Mode Pin Settings		
MCU Operating Mode	Description	MD_1	MD_0	On-Chip ROM
Mode 1	Expanded mode with on-chip ROM disabled	0	1	Disabled
Mode 2	Expanded mode with on-chip ROM enabled	1	0	Enabled
Mode 3	Single-chip mode		1	Enabled

HITACHI

21.1.2 Features

Features of the flash memory are listed below.

- Four flash memory operating modes

  The flash memory has four operating modes: program mode, program-verify mode, erase mode, and erase-verify mode.

- Programming and erasing

  32 bytes are programmed at a time. Erasing is performed in block units. To erase multiple blocks, individual blocks must be erased sequentially. In block erasing, 1-kbyte, 28-kbyte, 16-kbyte, 12-kbyte, and 2-kbyte blocks can be set arbitrarily.

- Program and erase times

  The flash memory programming time is 10 ms (typ.) for simultaneous 32-byte programming, equivalent to 300 μs (typ.) per byte, and the erase time for one block is 100 ms (typ.).

- Erase-program cycles

  Flash memory contents can be erased and reprogrammed up to 100 times.

- On-board programming modes

  These modes can be used to program, erase, and verify flash memory contents. There are two modes: boot mode and user programming mode.

- Automatic bit rate alignment

  In boot-mode data transfer, the H8/3437SF aligns its bit rate automatically to the host bit rate.

- Protect modes

  There are three modes that enable flash memory to be protected from program, erase, and verify operations: hardware protect mode, software protect mode, and error protect mode.

- Writer mode

  As an alternative to on-board programming, the flash memory can be programmed and erased in writer mode, using a general-purpose PROM programmer.

500

HITACHI

21.1.3 Block Diagram

Figure 21.1 shows a block diagram of the flash memory.

Figure 21.1   Flash Memory Block Diagram

HITACHI

21.1.4　Input/Output Pins

Flash memory is controlled by the pins listed in table 21.2.

Table 21.2　Flash Memory Pins

Pin Name	Abbreviation	Input/Output	Function
Reset	$\overline{\text{RES}}$	Input	Reset
Mode 1	MD_1	Input	H8/3437SF operating mode setting
Mode 0	MD_0	Input	H8/3437SF operating mode setting
Port 92	$P9_2$	Input	H8/3437SF operating mode setting when MD1 = MD0 = 0
Port 91	$P9_1$	Input	H8/3437SF operating mode setting when MD1 = MD0 = 0
Port 90	$P9_0$	Input	H8/3437SF operating mode setting when MD1 = MD0 = 0
Transmit data	TxD_1	Output	SCI1 transmit data output
Receive data	RxD_1	Input	SCI1 receive data input

The transmit data and receive data pins are used in boot mode.

21.1.5　Register Configuration

The flash memory is controlled by the registers listed in table 21.3.

Table 21.3　Flash Memory Registers

Name	Abbreviation	R/W	Initial Value	Address
Flash memory control register 1	FLMCR1	R/W[2]	H'80	H'FF80
Flash memory control register 2	FLMCR2	R/W[2]	H'00[3]	H'FF81
Erase block register 2	EBR2	R/W[2]	H'00[3]	H'FF83
Wait-state control register[1]	WSCR	R/W	H'08	H'FFC2

Notes: *1 The wait-state control register is used to control the insertion of wait states by the wait-state controller and frequency division of clock signals for the on-chip supporting modules by the clock pulse generator. Selection of the respective registers (or FLMCR1, FLMCR2, and EBR2) is performed by means of the FLSHE bit in the wait state control register (WSCR).

　*2 In modes in which the on-chip flash memory is disabled, these registers cannot be modified and return H'00 if read.

　*3 Initialized to H'00 when the SWE bit is not set in FLMCR1.

502

HITACHI

21.1.6 Mode Control Register (MDCR)

Register Configuration: The operating mode of the H8/3437SF is controlled by the mode pins and the mode control register (MDCR). Table 21.4 shows the MDCR register configuration.

Table 21.4 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address
Mode control register	MDCR	R/W	Undefined (Depends on operating mode)	H'FFC5

Mode Control Register (MDCR)

Bit	7	6	5	4	3	2	1	0
	EXPE[*1]	—	—	—	—	—	MDS1	MDS0
Initial value	—[*2]	1	1	0	0	1	—[*2]	—[*2]
Read/Write	R/W[*2]	—	—	—	—	—	R	R

Notes: *1 H8/3437SF (S-mask model, single-power-supply on-chip flash memory version) only. Otherwise, this is a reserved bit that is always read as 1.
  *2 Determined by the mode pins (MD_1 and MD_0).

MDCR is an 8-bit register used to set the operating mode of the H8/3437SF and to monitor the current operating mode.

Bit 7—Expanded Mode Enable (EXPE): Sets expanded mode. In mode 1, this bit is fixed at 1 and cannot be modified. In modes 2 and 3, this bit has a fixed initial value of 0 and cannot be modified.

This bit can be read and written only in boot mode.

Bit 7: EXPE	Description
0	Single-chip mode is selected
1	Expanded mode is selected (writable in boot mode only)

Bits 6 and 5—Reserved: These bits cannot be modified and are always read as 1.

Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 0.

Bit 2—Reserved: This bit cannot be modified and is always read as 1.

HITACHI

Bits 1 and 0—Mode Select 1 and 0 (MDS1, MDS0): These bits indicate the input levels at mode pins MD_1 and MD_0 (the current operating mode). Bits MDS1 and MDS0 correspond to pins MD_1 and MD_0, respectively. MDS1 and MDS0 are read-only bits, and cannot be modified. The mode pin (MD_1 and MD_0) input levels are latched into these bits when MDCR is read.

21.1.7 Flash Memory Operating Modes

Mode Transition Diagram: When the mode pins are set in the reset state and a reset start is effected, the microcontroller enters one of the operating modes as shown in figure 21.2. In user mode, the flash memory can be read but cannot be programmed or erased.

Modes in which the flash memory can be programmed and erased are boot mode, user programming mode, and writer mode.

Figure 21.2 Flash Memory Related State Transitions

HITACHI

On-Board Programming Modes

- Boot Mode

1. **Initial state**
   The flash memory is in the erased state when shipped. The procedure for rewriting an old version of an application program or data is described here. The user should prepare an on-board update routine and the new application program beforehand in the host.

2. **SCI communication check**
   When boot mode is entered, the boot program in the H8/3437SF (already incorporated in the chip) is started, an SCI communication check is carried out, and the boot program required for flash memory erasing is automatically transferred to the RAM boot program area.

3. **Flash memory initialization**
   The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks.

4. **Writing new application program**
   The on-board update routine in the host to RAM is transferred to RAM by SCI communication and executed, and the new application program in the host is written into the flash memory.

Figure 21.3   Boot Mode

505

HITACHI

- User programming mode

Figure 21.4 User Programming Mode (Example)

HITACHI

Differences between Boot Mode and User Programming Mode

	Boot Mode	User Programming Mode
Total erase	Yes	Yes
Block erase	No	Yes
On-board update routine*	Program/program-verify	Erase/erase-verify
		Program/program-verify

Note: * To be provided by the user, in accordance with the recommended algorithm.

Block Configuration: The flash memory is divided into one 2-kbyte block, one 12-kbyte block, one 16-kbyte block, one 28-kbyte block, and four 1-kbyte blocks.

Figure 21.5   Flash Memory Blocks

HITACHI

21.2 Flash Memory Register Descriptions

21.2.1 Flash Memory Control Register 1 (FLMCR1)

Bit	7	6	5	4	3	2	1	0
	FWE	SWE	—	—	EV	PV	E	P
Initial value	1	0	0	0	0	0	0	0
Read/Write	R	R/W	—	—	R/W	R/W	R/W	R/W

Note: The FLSHE bit in WSCR must be set to 1 in order for this register to be accessed.

FLMCR1 is an 8-bit register that controls the flash memory operating modes. Program-verify mode or erase-verify mode is entered by setting SWE to 1. Program mode is entered by setting SWE to 1 when FWE = 1, then setting the PSU bit in FLMCR2, and finally setting the P bit. Erase mode is entered by setting SWE to 1, then setting the ESU bit in FLMCR2, and finally setting the E bit. FLMCR1 is initialized to H'80 by a reset, and in hardware standby mode and software standby mode. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

Writes to bits EV and PV in FLMCR1 are enabled only when SWE = 1; writes to the E bit only when FWE = 1, SWE = 1, and ESU = 1; and writes to the P bit only when SWE = 1 and PSU = 1.

Bit 7—Flash Write Enable (FWE): Controls programming and erasing of on-chip flash memory. In the H8/3437SF, this bit cannot be modified and is always read as 1.

Bit 6—Software Write Enable (SWE): Enables or disables the flash memory. This bit should be set before setting bits ESU, PSU, EV, PV, E, P, and EB7 to EB0, and should not be cleared at the same time as these bits.

Bit 6: SWE	Description	
0	Writes disabled	(Initial value)
1	Writes enabled	

Bits 6 to 4—Reserved: These bits cannot be modified and are always read as 0.

HITACHI

Bit 3—Erase-Verify Mode (EV): Selects transition to or exit from erase-verify mode. (Do not set the SWE, ESU, PSU, PV, E, or P bit at the same time.)

Bit 3: EV	Description	
0	Exit from erase-verify mode	(Initial value)
1	Transition to erase-verify mode	
	[Setting condition]	
	When SWE = 1	

Bit 2—Program-Verify Mode (PV): Selects transition to or exit from program-verify mode. (Do not set the SWE, ESU, PSU, EV, E, or P bit at the same time.)

Bit 2: PV	Description	
0	Exit from program-verify mode	(Initial value)
1	Transition to program-verify mode	
	[Setting condition]	
	When SWE = 1	

Bit 1—Erase Mode (E): Selects transition to or exit from erase mode. (Do not set the SWE, ESU, PSU, EV, PV, or P bit at the same time.)

Bit 1: E	Description	
0	Exit from erase mode	(Initial value)
1	Transition to erase mode	
	[Setting condition]	
	When SWE = 1 and ESU = 1	

Bit 0—Program Mode (P): Selects transition to or exit from program mode. (Do not set the SWE, ESU, PSU, EV, PV, or E bit at the same time.)

Bit 0: P	Description	
0	Exit from program mode	(Initial value)
1	Transition to program mode	
	[Setting condition]	
	When SWE = 1 and PSU = 1	

HITACHI

21.2.2 Flash Memory Control Register 2 (FLMCR2)

Bit	7	6	5	4	3	2	1	0
	FLER	—	—	—	—	—	ESU	PSU
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	—	—	—	—	—	R/W	R/W

Note: The FLSHE bit in WSCR must be set to 1 in order for this register to be accessed.

FLMCR2 is an 8-bit register used for monitoring of flash memory program/erase protection (error protection) and flash memory program/erase mode setup. FLMCR2 is initialized to H'00 by a reset and in hardware standby mode. The ESU and PSU bits are cleared to 0 in software standby mode, hardware protect mode, and software protect mode.

When on-chip flash memory is disabled, a read will return H'00.

Bit 7—Flash Memory Error (FLER): Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.

Bit 7: FLER	Description
0	Flash memory is operating normally
	Flash memory program/erase protection (error protection) is disabled
	[Clearing conditions]
	Reset, hardware standby mode, subactive mode, subsleep mode, watch mode (Initial value)
1	An error occurred during flash memory programming/erasing
	Flash memory program/erase protection (error protection) is enabled
	[Setting condition]
	See Error Protection in section 21.4.5

Bits 6 to 2—Reserved: These bits cannot be modified and are always read as 0.

510

HITACHI

Bit 1—Erase Setup (ESU): Prepares for a transition to erase mode. Set this bit to 1 before setting the E bit in FLMCR1. (Do not set the SWE, PSU, EV, PV, E, or P bit at the same time.)

Bit 1: ESU	Description	
0	Erase setup cleared	(Initial value)
1	Erase setup	
	[Setting condition]	
	When SWE = 1	

Bit 0—Program Setup (PSU): Prepares for a transition to program mode. Set this bit to 1 before setting the P bit in FLMCR1. (Do not set the SWE, ESU, EV, PV, E, or P bit at the same time.)

Bit 0: PSU	Description	
0	Program setup cleared	(Initial value)
1	Program setup	
	[Setting condition]	
	When SWE = 1	

21.2.3   Erase Block Register 2 (EBR2)

Bit	7	6	5	4	3	2	1	0
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: The FLSHE bit in WSCR must be set to 1 in order for this register to be accessed.
    * Writes to bit 7 are invalid in mode 2.

EBR2 is an 8-bit register that designates flash-memory erase blocks for erasure. EBR2 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, and when the SWE bit in FLMCR1 is not set. When a bit in EBR2 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one bit should be set in EBR2; do not set two or more bits. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

The flash memory block configuration is shown in table 21.5.

HITACHI

Table 21.5 Flash Memory Erase Blocks

Block (Size)

60-Kbyte Version	Addresses
EB0 (1 kbyte)	H'0000–H'03FF
EB1 (1 kbyte)	H'0400–H'07FF
EB2 (1 kbyte)	H'0800–H'0BFF
EB3 (1 kbyte)	H'0C00–H'0FFF
EB4 (28 kbytes)	H'1000–H'7FFF
EB5 (16 kbytes)	H'8000–H'BFFF
EB6 (12 kbytes)	H'C000–H'EF7F
EB7 (2 kbytes)	H'EF80–H'F77F

21.2.4 Wait-State Control Register (WSCR)

Bit	7	6	5	4	3	2	1	0
	—	—	CKDBL	FLSHE	WMS1	WMS0	WC1	WC0
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

WSCR is an 8-bit readable/writable register that controls frequency division of the clock signals supplied to the supporting modules. It also controls wait state controller wait settings, RAM area setting for dual-power-supply flash memory, and selection/non-selection of single-power-supply flash memory control registers.

WSCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 and 6—Reserved: These bits are reserved, but can be written and read. Their initial value is 0.

Bit 5—Clock Double (CKDBL): Controls frequency division of clock signals supplied to the on-chip supporting modules. For details, see section 6, Clock Pulse Generator.

HITACHI

Bit 4—Flash Memory Control Register Enable (FLSHE): When the FLSHE bit is set to 1, the flash memory control registers can be read and written to. When FLSHE is cleared to 0, the flash memory control registers are unselected. In this case, the contents of the flash memory contents are retained.

Bit 4: FLSHE	Description	
0	Flash memory control registers are in unselected state	(Initial value)
1	Flash memory control registers are in selected state	

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1, WMS0)
Bits 1 and 0—Wait Count 1 and 0 (WC1, WC0)
These bits control insertion of wait states by the wait-state controller. For details, see section 5, Wait-State Controller.

21.3   On-Board Programming Modes

When an on-board programming mode is selected, the on-chip flash memory can be programmed, erased, and verified. There are two on-board programming modes: boot mode and user programming mode. Table 21.6 indicates how to select the on-board programming modes. User programming mode operation can be performed by setting control bits with software. A state transition diagram for flash memory related modes is shown in figure 21.2.

Table 21.6   On-Board Programming Mode Selection

Mode Selection	MD_1	MD_0	$P9_2$	$P9_1$	$P9_0$
Boot mode	0	0	1	1	1
User programming mode	1	0	—	—	—
		1			

21.3.1   Boot Mode

To use boot mode, a user program for programming and erasing the flash memory must be provided in advance on the host machine (which may be a personal computer). Serial communication interface (SCI) channel 1 is used in asynchronous mode.

When a reset state is executed after the H8/3437SF pins have been set to boot mode, the built-in boot program is activated, and the on-board update routine provided in the host is transferred sequentially to the H8/3437SF using the serial communication interface (SCI). The H8/3437SF writes the on-board update routine received via the SCI to the on-board update routine area in the on-chip RAM. After the transfer is completed, execution branches to the first address of the on-

513

HITACHI

board update routine area, and the on-board update routine execution state is entered (flash memory programming is performed).

Therefore, a routine conforming to the programming algorithm described later must be provided in the on-board update routine transferred from the host.

Figure 21.6 shows the system configuration in boot mode, and figure 21.7 shows the boot mode execution procedure.

Figure 21.6   Boot-Mode System Configuration

Boot-Mode Execution Procedure: Figure 21.7 shows the boot-mode execution procedure.

514

HITACHI

Figure 21.7   Boot Mode Flowchart

HITACHI

Automatic Alignment of SCI Bit Rate

Figure 21.8 Measurement of Low Period in Data Transmitted from Host

When started in boot mode, the H8/3437SF measures the low period in asynchronous SCI data (H'00) transmitted from the host. The data format is eight data bits, one stop bit, and no parity bit. From the measured low period (9 bits), the H8/3437SF computes the host's bit rate. After aligning its own bit rate, the H8/3437SF sends the host one byte of H'00 data to indicate that bit-rate alignment is completed. The host should check that this alignment-completed indication is received normally and send one H'55 byte back to the H8/3437SF. If the alignment-completed indication is not received normally, the H8/3437F should be reset, then restarted in boot mode to measure the low period again. There may be some alignment error between the host's and H8/3437SF's bit rates, depending on the host's transmission bit rate and the H8/3437SF's system clock frequency (f_{OSC}). To have the SCI operate normally, set the host's transfer bit rate to 2400, 4800, or 9600 bps.

Table 21.7 lists typical host transfer bit rates and indicates the system clock frequency ranges over which the H8/3437SF can align its bit rate automatically. Boot mode should be used within these frequency ranges.

Table 21.7   System Clock Frequencies Permitting Automatic Bit-Rate Alignment by H8/3437SF

Host Bit Rate	System Clock Frequencies (f_{OSC}) Permitting Automatic Bit-Rate Alignment by H8/3437SF
9600 bps	8 MHz to 16 MHz
4800 bps	4 MHz to 16 MHz
2400 bps	2 MHz to 16 MHz

RAM Area Allocation in Boot Mode: In boot mode, the 128 bytes from H'FF00 to H'FF7F are reserved for use by the boot program, as shown in figure 21.9. The user program is transferred into the area from H'F780 to H'FDFF (1664 bytes). The boot program area can be used after the transition to execution of the user program transferred into RAM. If a stack area is needed, set it within the user program.

HITACHI

Figure 21.9 RAM Areas in Boot Mode

Notes on Use of Boot Mode

1. When the H8/3437SF comes out of reset in boot mode, it measures the low period of the input at the SCI's RxD_1 pin. The reset should end with RxD_1 high. After the reset ends, it takes about 100 states for the H8/3437SF to get ready to measure the low period of the RxD_1 input.

2. In boot mode, if any data has been programmed into the flash memory (if all data is not H'FF), all flash memory blocks are erased. Boot mode is for use when user programming mode is unavailable, such as the first time on-board programming is performed, or if the program activated in user programming mode is accidentally erased.

3. Interrupts cannot be used while the flash memory is being programmed or erased.

4. The RxD_1 and TxD_1 pins should be pulled up on-board.

5. Before branching to the user program (at address H'E880 in the RAM area), the H8/3437SF terminates transmit and receive operations by the on-chip SCI (by clearing the RE and TE bits of serial control register SCR to 0 in channel 1), but the auto-aligned bit rate remains set in bit rate register BRR. The transmit data output pin (TxD_1) is in the high output state (in port 8, bits $P8_4DDR$ of the port 8 data direction register and $P8_4DR$ of the port 8 data register are set to 1).

517

HITACHI

At this time, the values of general registers in the CPU are undetermined. Thus these registers should be initialized immediately after branching to the user program. Especially in the case of the stack pointer (SP), which is used implicitly in subroutine calls, etc., the stack area used by the user program should be specified.

There are no other changes to the initialized values of other registers.

6. Boot mode can be entered by starting from a reset after pin settings are made according to the mode setting conditions listed in table 21.6.

   In the H8/3437SF, P9$_2$, P9$_1$, and P9$_0$ can be used as I/O ports if boot mode selection is detected when reset is released[1].

   Boot mode can be released by driving the reset pin low, waiting at least 20 system clock cycles, then setting the mode pins and releasing the reset[1].

   Boot mode can also be released if a watchdog timer overflow reset occurs.

   The mode pin input levels must not be changed during boot mode.

7. If the input level of a mode pin is changed during a reset (e.g., from low to high), the resultant switch in the microcontroller's operating mode will affect the bus control output signals ($\overline{AS}$, $\overline{RD}$, and $\overline{WR}$) and the status of ports that can be used for address output[2].

   Therefore, either set these pins so that they do not output signals during the reset, or make sure that their output signals do not collide with other signals output the microcontroller.

Notes: *1 Mode pin input must satisfy the mode programming setup time (t_{MDS} = 4 states) with respect to the reset release timing.

   *2 These ports output low-level address signals if the mode pins are set to mode 1 during the reset. In all other modes, these ports are in the high-impedance state. The bus control output signals are high if the mode pins are set for mode 1 or 2 during the reset. In mode 3, they are at high impedance.

Figure 21.10   Programming Mode Timing

518

HITACHI

21.3.2　User Programming Mode

When set to user programming mode, the H8/3437SF can erase and program its flash memory by executing a user program. On-board updates of the on-chip flash memory can be carried out by providing an on-board circuit for supplying programming data, and storing an update program in part of the program area.

To select user programming mode, start up in a mode that enables the on-chip flash memory (mode 2 or 3). In user programming mode, the on-chip supporting modules operate as they normally would in mode 2 or 3, except for the flash memory.

The flash memory cannot be read while the SWE bit is set to 1 in order to perform programming or erasing, so the update program must be executed in on-chip RAM or external memory.

User Programming Mode Execution Procedure (Example): Figure 21.11 shows the execution procedure for user programming mode when the on-board update routine is executed in RAM.

The transfer program (and on-board update program as required) is written in flash memory ahead of time by the user.

Set MD_1 and MD_0 to 10 or 11
Start from reset

Transfer on-board update routine into RAM

Branch to flash memory on-board update routine in RAM

Execute flash memory on-board update routine (update flash memory)

Branch to application program in flash memory

Note:　Start the watchdog timer to prevent over-erasing due to program runaway, etc.

Figure 21.11　User Programming Mode Operation (Example)

519

HITACHI

21.4 Programming/Erasing Flash Memory

In the on-board programming modes, flash memory programming and erasing is performed by software, using the CPU. There are four flash memory operating modes: program mode, erase mode, program-verify mode, and erase-verify mode. Transitions to these modes can be made by setting the PSU and ESU bits in FLMCR2, and the P, E, PV, and EV bits in FLMCR1.

The flash memory cannot be read while being programmed or erased. Therefore, the program that controls flash memory programming/erasing (the programming control program) should be located and executed in on-chip RAM or external memory.

Notes: 1. Operation is not guaranteed if setting/resetting of the SWE, EV, PV, E, and P bits in FLMCR1, and the ESU and PSU bits in FLMCR2, is executed by a program in flash memory.

2. Perform programming in the erased state. Do not perform additional programming on previously programmed addresses.

21.4.1 Program Mode

Follow the procedure shown in the program/program-verify flowchart in figure 21.12 to write data or programs to flash memory. Performing program operations according to this flowchart will enable data or programs to be written to flash memory without subjecting the device to voltage stress or sacrificing program data reliability. Programming should be carried out 32 bytes at a time.

For the wait times (x, y, z, α, β, γ, ϵ, η) after setting/clearing individual bits in flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and the maximum number of writes (N), see Flash Memory Characteristics in section 23, Electrical Characteristics.

Following the elapse of (x) μs or more after the SWE bit is set to 1 in flash memory control register 1 (FLMCR1), 32-byte program data is stored in the program data area and reprogram data area, and the 32-byte data in the reprogram data area written consecutively to the write addresses. The lower 8 bits of the first address written to must be H'00, H'20, H'40, H'60, H'80, H'A0, H'C0, or H'E0. Thirty-two consecutive byte data transfers are performed. The program address and program data are latched in the flash memory. A 32-byte data transfer must be performed even if writing fewer than 32 bytes; in this case, H'FF data must be written to the extra addresses.

Next, the watchdog timer is set to prevent overprogramming in the event of program runaway, etc. Set a value greater than (y + z + α + β) μs as the WDT overflow period. After this, preparation for program mode (program setup) is carried out by setting the PSU bit in FLMCR2, and after the elapse of (y) μs or more, the operating mode is switched to program mode by setting the P bit in FLMCR1. The time during which the P bit is set is the flash memory programming time. Make a program setting so that the time for one programming operation is within the range of (z) μs.

520

HITACHI

21.4.2 Program-Verify Mode

In program-verify mode, the data written in program mode is read to check whether it has been correctly written in the flash memory.

After the elapse of a given programming time, the programming mode is exited (the P bit in FLMCR1 is cleared, then the PSU bit in FLMCR2 is cleared at least (α) μs later). The watchdog timer is cleared after the elapse of (β) μs or more, and the operating mode is switched to program-verify mode by setting the PV bit in FLMCR1. Before reading in program-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of (γ) μs or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least (ϵ) μs after the dummy write before performing this read operation. Next, the originally written data is compared with the verify data, and a bit generation operation is performed for reprogram data (see figure 21.12) and transferred to the reprogram data area. After 32 bytes of data have been verified, exit program-verify mode, wait for at least (η) μs, then clear the SWE bit in FLMCR1. If reprogramming is necessary, set program mode again, and repeat the program/program-verify sequence as before. However, ensure that the program/program-verify sequence is not repeated more than (N) times on the same bits.

521

HITACHI

Figure 21.12 Program/Program-Verify Flowchart

HITACHI

21.4.3　Erase Mode

Flash memory erasing should be performed block by block following the procedure shown in the erase/erase-verify flowchart (single-block erase) shown in figure 21.13.

The wait times (x, y, z, α, β, γ, ε, η) after setting/clearing individual bits in flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and the maximum number of erases (N), see Flash Memory Characteristics in section 23, Electrical Characteristics.

To perform data or program erasure, make a 1 bit setting for the flash memory area to be erased in erase block register 2 (EBR2) at least (x) µs after setting the SWE bit to 1 in flash memory control register 1 (FLMCR1). Next, the watchdog timer is set to prevent overerasing in the event of program runaway, etc. Set a value greater than (y + z + α + β) ms as the WDT overflow period. After this, preparation for erase mode (erase setup) is carried out by setting the ESU bit in FLMCR2, and after the elapse of (y) µs or more, the operating mode is switched to erase mode by setting the E bit in FLMCR1. The time during which the E bit is set is the flash memory erase time. Ensure that the erase time does not exceed (z) ms.

Note:　With flash memory erasing, preprogramming (setting all data in the memory to be erased to 0) is not necessary before starting the erase procedure.

21.4.4　Erase-Verify Mode

In erase-verify mode, data is read after memory has been erased to check whether it has been correctly erased.

After the elapse of the erase time, erase mode is exited (the E bit in FLMCR1 is cleared, then the ESU bit in FLMCR2 is cleared at least (α) µs later), the watchdog timer is cleared after the elapse of (β) µs or more, and the operating mode is switched to erase-verify mode by setting the EV bit in FLMCR1. Before reading in erase-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of (γ) µs or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least (ε) µs after the dummy write before performing this read operation. If the read data has been erased (all 1), a dummy write is performed to the next address, and erase-verify is performed. If the read data has not been erased, set erase mode again, and repeat the erase/erase-verify sequence in the same way. However, ensure that the erase/erase-verify sequence is not repeated more than (N) times. When verification is completed, exit erase-verify mode, and wait for at least (η) µs. If erasure has been completed on all the erase blocks, clear the SWE bit in FLMCR1. If there are any unerased blocks, make a 1 bit setting in EBR2 for the flash memory area to be erased, and repeat the erase/erase-verify sequence in the same way.

HITACHI

Figure 21.13   Erase/Erase-Verify Flowchart (Single-Block Erase)

Flowchart text:

- Start *1
- Set SWE bit in FLMCR1
- Wait (x) µs *5
- n = 1
- Set EBR1, EBR2 *3
- Enable WDT
- Set ESU bit in FLMCR2
- Wait (y) µs *5
- Set E bit in FLMCR1 — Start of erase
- Wait (z) ms *5
- Clear E bit in FLMCR1 — Halt erase
- Wait (α) µs *5
- Clear ESU bit in FLMCR2
- Wait (β) µs *5
- Disable WDT
- Set EV bit in FLMCR1
- Wait (γ) µs *5
- Set block start address to verify address
- H'FF dummy write to verify address
- Wait (ε) µs *5
- Read verify data *2
- Verify data = all 1?
- Last address of block?
- Clear EV bit in FLMCR1
- Wait (η) µs *5
- End of erasing of all erase blocks? *4
- Clear SWE bit in FLMCR1
- End of erasing
- Increment address
- n ← n + 1
- Clear EV bit in FLMCR1
- Wait (η) µs *5
- n ≥ N? *5
- Clear SWE bit in FLMCR1
- Erase failure

Notes:
*1 Preprogramming (setting erase block data to all 0) is not necessary.
*2 Verify data is read in 16-bit (W) units.
*3 Set only one bit in EBR2. More than one bit cannot be set.
*4 Erasing is performed in block units. To erase a number of blocks, the individual blocks must be erased sequentially.
*5 See section 23, Electrical Characteristics, Flash Memory Characteristics, for the values of x, y, z, α, β, γ, ε, η, and N.

524

HITACHI

21.4.5 Protect Modes

There are three modes for protecting flash memory from programming and erasing: software protection, hardware protection, and error protection. These protection modes are described below.

Software Protection: Software protection can be implemented by setting the SWE bit in flash memory control register 1 (FLMCR1), and setting erase block register 2 (EBR2). Software protection prevents transitions to program mode and erase mode even if the P or E bit is set in FLMCR1.

Details of software protection are shown in table 21.8.

Table 21.8 Software Protection

Item	Description	Functions	
		Program	**Erase**
SWE bit protect	Clearing the SWE bit to 0 in FLMCR1 sets the program/erase-protected state for all blocks. (Execute in on-chip RAM or external memory.)	Yes	Yes
Block protect	Individual blocks can be protected from erasing and programming by erase block register 2 (EBR2). If H'00 is set in EBR2, all blocks are protected from erasing and programming.	—	Yes

Hardware Protection: Hardware protection refers to a state in which programming and erasing of flash memory is forcibly suspended or disabled. At this time, the flash memory control registers 1 and 2 (FLMCR1, FLMCR2) and erase block register 2 (EBR2) settings are reset.

Details of hardware protection are shown in table 21.9.

Table 21.9 Hardware Protection

Item	Description	Functions	
		Program	**Erase**
Reset and standby protect	When a reset occurs (including a watchdog timer reset) or standby mode is entered, FLMCR1, FLMCR2, and EBR2 are initialized, disabling programming and erasing. Note that $\overline{RES}$ input does not ensure a reset unless the $\overline{RES}$ pin is held low until the oscillator settles at power-up, or for a period equivalent to the $\overline{RES}$ pulse width specified in the AC characteristics during operation.	Yes	Yes

HITACHI

Error Protection: In error protection, an error is detected when microcontroller runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

If the microcontroller malfunctions during flash memory programming/erasing, the FLER bit is set to 1 in FLMCR2 and the error protection state is entered. The FLMCR1, FLMCR2, and EBR2 settings are retained, but program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode.

FLER bit setting conditions are as follows:

1. When flash memory is read during programming/erasing (including a vector read or instruction fetch)
2. Immediately after the start of exception handling (excluding a reset) during programming/erasing
3. When a SLEEP instruction (including software standby) is executed during programming/erasing
4. When the bus is released during programming/erasing

Error protection is released only by a power-on reset.

Figure 21.14 shows the flash memory state transition diagram.

526

HITACHI

RD: Memory read possible $\overline{RD}$: Memory read not possible
VF: Verify-read possible $\overline{VF}$: Verify-read not possible
PR: Programming possible $\overline{PR}$: Programming not possible
ER: Erasing possible $\overline{ER}$: Erasing not possible

Figure 21.14   Flash Memory State Transitions

21.4.6   Interrupt Handling during Flash Memory Programming and Erasing

All interrupts, including NMI input, should be disabled when flash memory is being programmed or erased (while the P or E bit is set in FLMCR1) and while the boot program is executing in boot mode[*1], to give priority to the program or erase operation. There are three reasons for this:

1. Interrupt occurrence during programming or erasing might cause a violation of the programming or erasing algorithm, with the result that normal operation could not be assured.
2. In the interrupt exception handling sequence during programming or erasing, the vector would not be read correctly[*2], possibly resulting in microcontroller runaway.
3. If an interrupt occurred during boot program execution, it would not be possible to execute the normal boot mode sequence.

For these reasons, there are conditions for disabling interrupts in the on-board programming modes alone, as an exception to the general rule. However, this provision does not guarantee normal erasing and programming or microcontroller operation.

All requests, including NMI, must therefore be disabled inside and outside the microcontroller when flash memory is programmed or erased. Interrupts are also disabled in the error protection state while the P or E bit setting in FLMCR1 is held.

527

HITACHI

Notes: *1 Interrupt requests must be disabled inside and outside the microcontroller until programming by the update program has been completed.

   *2 The vector may not be read correctly in this case for the following two reasons:

   - If flash memory is read while being programmed or erased (while the P or E bit is set in FLMCR1), correct read data will not be obtained (undetermined values will be returned).

   - If a value has not yet been written in the interrupt vector table, interrupt exception handling will not be executed correctly.

21.5   Flash Memory Writer Mode (H8/3437SF)

21.5.1   Writer Mode Setting

Programs and data can be written and erased in writer mode as well as in the on-board programming modes. In writer mode, the on-chip ROM can be freely programmed using a PROM programmer that supports the Hitachi microcomputer device type* with 64-kbyte on-chip flash memory*. Flash memory read mode, auto-program mode, auto-erase mode, and status read mode are supported with this device type. In auto-program mode, auto-erase mode, and status read mode, a status polling procedure is used, and in status read mode, detailed internal signals are output after execution of an auto-program or auto-erase operation.

Note: * The H8/3437 should be used with the PROM programmer programming voltage set to 5.0 V.

Table 21.10   Writer Mode Pin Settings

Pin Names	Settings
Mode pins: MD_1, MD_0	Low level input to MD_1 and MD_0
$\overline{STBY}$ pin	High level input (hardware standby mode not entered)
$\overline{RES}$ pin	Power-on reset circuit
XTAL and EXTAL pins	Oscillator circuit
Other setting pins: $P9_7$, $P9_2$, $P9_1$, $P9_0$, $P6_7$	Low level input to $P9_2$ and $P6_7$, high level input to $P9_7$, $P9_1$, and $P9_0$

21.5.2   Socket Adapter and Memory Map

In writer mode, a socket adapter for the relevant kind of package is attached to the PROM programmer. Socket adapters are available for all PROM programmer manufacturers supporting the Hitachi microcomputer device type with 64-kbyte on-chip flash memory.

528

HITACHI

Figure 21.15 shows the memory map in writer mode, and table 21.10 shows writer mode pin settings. For pin names in writer mode, see section 1.3.2, Pin Functions in Each Operating Mode.

Figure 21.15   Memory Map in Writer Mode

21.5.3   Operation in Writer Mode

Table 21.11 shows how to select the various operating modes when using writer mode, and table 21.12 lists the commands used in writer mode. Details of each mode are given below.

- Memory Read Mode

  Memory read mode supports byte reads.

- Auto-Program Mode

  Auto-program mode supports programming of 128 bytes at a time. Status polling is used to confirm the end of auto-programming.

- Auto-Erase Mode

  Auto-erase mode supports automatic erasing of the entire flash memory. Status polling is used to confirm the end of auto-erasing.

- Status Read Mode

  Status polling is used for auto-programming and auto-erasing, and normal termination can be confirmed by reading the FO6 signal. In status read mode, error information is output if an error occurs.

HITACHI

Table 21.11 Operating Mode Selection in Writer Mode

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	FO7–FO0	FA17–FA0
Read	L	L	H	Data output	Ain[*2]
Output disable	L	H	H	High impedance	X
Command write	L	H	L	Data input	Ain[*2]
Chip disable[*1]	H	X	X	High impedance	X

Notes: *1 Chip disable is not a standby state; internally, it is an operation state.

*2 Ain indicates that there is also address input in auto-program mode.

Table 21.12 Writer Mode Commands

Command	Cycles	1st Cycle			2nd Cycle		
		Mode	Address	Data	Mode	Address	Data
Memory read mode	1 + n	Write	X	H'00	Read	RA	Dout
Auto-program mode	129	Write	X	H'40	Write	WA	Din
Auto-erase mode	2	Write	X	H'20	Write	X	H'20
Status read mode	2	Write	X	H'71	Write	X	H'71

Notes: 1. In auto-program mode, 129 cycles are required for command writing by a simultaneous 128-byte write.

2. In memory read mode, the number of cycles depends on the number of address write cycles (n).

HITACHI

Memory Read Mode

1. After completion of auto-program/auto-erase/status read operations, a transition is made to the command wait state. When reading memory contents, a transition to memory read mode must first be made with a command write, after which the memory contents are read.

2. In memory read mode, command writes can be performed in the same way as in the command wait state.

3. Once memory read mode has been entered, consecutive reads can be performed.

4. After powering up, memory read mode is entered.

Table 21.13 AC Characteristics in Memory Read Mode
(Conditions: V_{CC} = 5.0 V ±10%, V_{SS} = 0 V, T_a = 25°C ±5°C)

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20		μs	
$\overline{CE}$ hold time	t_{ceh}	0		ns	
$\overline{CE}$ setup time	t_{ces}	0		ns	
Data hold time	t_{dh}	50		ns	
Data setup time	t_{ds}	50		ns	
Programming pulse width	t_{wep}	70		ns	
$\overline{WE}$ rise time	t_r		30	ns	
$\overline{WE}$ fall time	t_f		30	ns	

Note: Data is latched at the rising edge of $\overline{WE}$.

Figure 21.16 Timing Waveforms for Memory Read after Command Write

531

HITACHI

Table 21.14   AC Characteristics in Transition from Memory Read Mode to Another Mode
(Conditions: $V_{CC} = 5.0$ V $\pm 10\%$, $V_{SS} = 0$ V, $T_a = 25°C \pm 5°C$)

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20		μs	
$\overline{CE}$ hold time	t_{ceh}	0		ns	
$\overline{CE}$ setup time	t_{ces}	0		ns	
Data hold time	t_{dh}	50		ns	
Data setup time	t_{ds}	50		ns	
Programming pulse width	t_{wep}	70		ns	
$\overline{WE}$ rise time	t_r		30	ns	
$\overline{WE}$ fall time	t_f		30	ns	

**Figure 21.17   Timing Waveforms for Transition from Memory Read Mode
to Another Mode**

HITACHI

Table 21.15 AC Characteristics in Memory Read Mode
(Conditions: V_{CC} = 5.0 V ±10%, V_{SS} = 0 V, T_a = 25°C ±5°C)

Item	Symbol	Min	Max	Unit	Notes
Access time	t_{acc}		20	µs	
$\overline{CE}$ output delay time	t_{ce}		150	ns	
$\overline{OE}$ output delay time	t_{oe}		150	ns	
Output disable delay time	t_{df}		100	ns	
Data output hold time	t_{oh}	5		ns	

Figure 21.18 Timing Waveforms for $\overline{CE}$ and $\overline{OE}$ Enable State Read

Figure 21.19 Timing Waveforms for $\overline{CE}$ and $\overline{OE}$ Clocked Read

533

HITACHI

Auto-Program Mode

• **AC Characteristics**

Table 21.16   AC Characteristics in Auto-Program Mode
(Conditions: $V_{CC} = 5.0$ V $\pm 10\%$, $V_{SS} = 0$ V, $T_a = 25°C \pm 5°C$)

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20		μs	
$\overline{CE}$ hold time	t_{ceh}	0		ns	
$\overline{CE}$ setup time	t_{ces}	0		ns	
Data hold time	t_{dh}	50		ns	
Data setup time	t_{ds}	50		ns	
Programming pulse width	t_{wep}	70		ns	
Status polling start time	t_{wsts}	1		ms	
Status polling access time	t_{spa}		150	ns	
Address setup time	t_{as}	0		ns	
Address hold time	t_{ah}	60		ns	
Memory write time	t_{write}	1	3000	ms	
$\overline{WE}$ rise time	t_r		30	ns	
$\overline{WE}$ fall time	t_f		30	ns	

Figure 21.20   Auto-Program Mode Timing Waveforms

HITACHI

- **Notes on Use of Auto-Program Mode**

1. In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers.

2. A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.

3. The lower 8 bits of the transfer address must be H'00 or H'80. If a value other than a valid address is input, processing will switch to a memory write operation but a write error will be flagged.

4. Memory address transfer is performed in the second cycle (figure 21.19). Do not perform transfer after the second cycle.

5. Do not perform a command write during a programming operation.

6. Perform one auto-programming operation for a 128-byte block for each address. Characteristics are not guaranteed for two or more programming operations.

7. Confirm normal end of auto-programming by checking FO6. Alternatively, status read mode can also be used for this purpose (in FO7 status polling, the pin is the auto-program operation end identification pin).

8. Status polling FO6 and FO7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling $\overline{\text{CE}}$ and $\overline{\text{OE}}$.

HITACHI

Auto-Erase Mode

• **AC Characteristics**

Table 21.17   AC Characteristics in Auto-Erase Mode
(Conditions: $V_{CC} = 5.0$ V $\pm10\%$, $V_{SS} = 0$ V, $T_a = 25°C \pm5°C$)

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20		µs	
$\overline{CE}$ hold time	t_{ceh}	0		ns	
$\overline{CE}$ setup time	t_{ces}	0		ns	
Data hold time	t_{dh}	50		ns	
Data setup time	t_{ds}	50		ns	
Programming pulse width	t_{wep}	70		ns	
Status polling start time	t_{ests}	1		ms	
Status polling access time	t_{spa}		150	ns	
Memory erase time	t_{erase}	100	40000	ms	
$\overline{WE}$ rise time	t_r		30	ns	
$\overline{WE}$ fall time	t_f		30	ns	

Figure 21.21   Auto-Erase Mode Timing Waveforms

536

HITACHI

- **Notes on Use of Erase-Program Mode**

1. Auto-erase mode supports only total memory erasing.
2. Do not perform a command write during auto-erasing.
3. Confirm normal end of auto-erasing by checking FO6. Alternatively, status read mode can also be used for this purpose (in FO7 status polling, the pin is the auto-erase operation end identification pin).
4. Status polling FO6 and FO7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling $\overline{CE}$ and $\overline{OE}$.

Status Read Mode

1. Status read mode is used to identify what kind of abnormal end has occurred. This mode should be used if an abnormal end occurs in auto-program or auto-erase mode.
2. The return code is retained until a command write for a mode other than status read mode is executed.

Table 21.18 AC Characteristics in Status Read Mode
(Conditions: $V_{CC} = 5.0$ V ±10%, $V_{SS} = 0$ V, $T_a = 25°C$ ±5°C)

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20		μs	
$\overline{CE}$ hold time	t_{ceh}	0		ns	
$\overline{CE}$ setup time	t_{ces}	0		ns	
Data hold time	t_{dh}	50		ns	
Data setup time	t_{ds}	50		ns	
Programming pulse width	t_{wep}	70		ns	
$\overline{OE}$ output delay time	t_{oe}		150	ns	
Disable delay time	t_{df}		100	ns	
$\overline{CE}$ output delay time	t_{ce}		150	ns	
$\overline{WE}$ rise time	t_r		30	ns	
$\overline{WE}$ fall time	t_f		30	ns	

HITACHI

Figure 21.22 Status Read Mode Timing Waveforms

Table 21.19 Status Read Mode Return Codes

Pin	FO7	FO6	FO5	FO4	FO3	FO2	FO1	FO0
Attribute	Normal end identification	Command error	Programming error	Erase error	—	—	Programming or erase count exceeded	Valid address error
Initial value	0	0	0	0	0	0	0	0
Indications	Normal end: 0 Abnormal end: 1	Command error: 1 Otherwise: 0	Programming error: 1 Otherwise: 0	Erase error: 1 Otherwise: 0	—	—	Count exceeded: 1 Otherwise: 0	Valid address error: 1 Otherwise: 0

Note: FO2 and FO3 are undefined.

Status Polling

1. In FO7 status polling, FO7 is a flag that indicates the operating status in auto-program or auto-erase mode.

2. In FO6 status polling, FO6 is a flag that indicates a normal or abnormal end in auto-program or auto-erase mode.

Table 21.20 Status Polling Output Truth Table

Pin	Internal Operation in Progress	Abnormal End	—	Normal End
FO7	0	1	0	1
FO6	0	0	1	1
FO0–FO5	0	0	0	0

538

HITACHI

Writer Mode Transition Time: Commands cannot be accepted during the oscillation settling period or the writer mode setup period. After the writer mode setup time, a transition is made to memory read mode.

Table 21.21 Stipulated Transition Times to Command Wait State

Item	Symbol	Min	Max	Unit	Notes
Standby release (oscillation settling time)	t_{osc1}	10		ms	
Writer mode setup time	t_{bmv}	10		ms	
V_{CC} hold time	t_{dwn}	0		ms	

Figure 21.23 Oscillation Settling Time, Boot Program Transfer Time, and Power-Down Sequence

Cautions on Memory Programming

1. When programming addresses which have previously been programmed, carry out auto-erasing before auto-programming.
2. When performing programming using writer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming.

Notes: 1. The flash memory is initially in the erased state when the device is shipped by Hitachi. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.
      2. Auto-programming should be performed once only on the same address block.

HITACHI

21.6　Flash Memory Programming and Erasing Precautions

Read these precautions before using writer mode, on-board programming mode, or flash memory emulation by RAM.

(1)　Program with the specified voltage and timing.
When using a PROM programmer to reprogram the on-chip flash memory in the single-power-supply model (S-mask model), use a PROM programmer that supports the Hitachi microcomputer device type with 64-kbyte on-chip flash memory (5.0 V programming voltage), do not set the programmer to the HN28F101 3.3 V programming voltage and only use the specified socket adapter. Failure to observe these precautions may result in damage to the device.

(2)　Before programming, check that the chip is correctly mounted in the PROM programmer.
Overcurrent damage to the device can occur if the index marks on the PROM programmer socket, socket adapter, and chip are not correctly aligned.

(3)　Don't touch the socket adapter or chip while programming.
Touching either of these can cause contact faults and write errors.

(4)　Set H'FF as the PROM programmer buffer data for addresses H'F780 to H'1FFFF.
The H8/3437SF PROM size is 60 kbytes. Addresses H'F780 to H'1FFFF always read H'FF, so if H'FF is not specified as programmer data, a block error will occur.

(5)　Use the recommended algorithms for programming and erasing flash memory.
These algorithms are designed to program and erase without subjecting the device to voltage stress and without sacrificing the reliability of programmed data.

Before setting the program (P) or erase (E) bit in flash memory control register 1 (FLMCR1), set the watchdog timer to ensure that the P or E bit does not remain set for more than the specified time.

(6)　For details on interrupt handling while flash memory is being programmed or erased, see section 21.4.6, Interrupt Handling during Flash Memory Programming and Erasing.

(7)　Cautions on Accessing Flash Memory Control Registers
1. Flash memory control register access state in each operating mode

   The H8/3437SF has flash memory control registers located at addresses H'FF80 (FLMCR1), H'FF81 (FLMCR2), and H'FF83 (EBR2). These registers can only be accessed when the FLSHE bit is set to 1 in the wait-state control register (WSCR).

   Table 21.22 shows the area accessed for the above addresses in each mode, when FLSHE = 0 and when FLSHE = 1.

540

HITACHI

Table 21.22 Area Accessed in Each Mode with FLSHE = 0 and FLSHE = 1

	Mode 1	Mode 2	Mode 3
FLSHE = 1	Reserved area (always H'FF)	Flash memory control register initial values FLLMCR1 = H'80 FLMCR2 = H'00 EBR2 = H'00	
FLSHE = 0	External address space	External address space	Reserved area (always H'FF)

2. When a flash memory control register is accessed in mode 2 (expanded mode with on-chip ROM enabled)

   When a flash memory control register is accessed in mode 2, it can be read or written to if FLSHE = 1, but if FLSHE = 0, external address space will be accessed. It is therefore essential to confirm that FLSHE is set to 1 before accessing these registers.

3. To check whether FLSHE = 0 or 1 in mode 3 (single-chip mode)

   When address H'FF80 is accessed in mode 3, if FLSHE = 1, FLMCR1 is read/written to, and its initial value after a reset is H'80. When FLSHE = 0, however, this address is a reserved area that cannot be modified and always reads H'FF.

HITACHI

542

HITACHI

Section 22   Power-Down State

22.1   Overview

The H8/3437 Series has a power-down state that greatly reduces power consumption by stopping some or all of the chip functions. The power-down state includes three modes:

1. Sleep mode
2. Software standby mode
3. Hardware standby mode

Table 22.1 lists the conditions for entering and leaving the power-down modes. It also indicates the status of the CPU, on-chip supporting modules, etc. in each power-down mode.

Table 22.1   Power-Down State

Mode	Entering Procedure	Clock	CPU	CPU Reg's.	Sup. Mod.	RAM	I/O Ports	Exiting Methods
Sleep mode	Execute SLEEP instruction	Run	Halt	Held	Run	Held	Held	• Interrupt • $\overline{\text{RES}}$ • $\overline{\text{STBY}}$
Software standby mode	Set SSBY bit in SYSCR to 1, then execute SLEEP instruction	Halt	Halt	Held	Halt and initialized	Held	Held	• $\overline{\text{NMI}}$ • $\overline{\text{IRQ}}_0$–$\overline{\text{IRQ}}_2$ $\overline{\text{IRQ}}_6$ (incl. $\overline{\text{KEYIN}}_0$–$\overline{\text{KEYIN}}_{15}$) • $\overline{\text{RES}}$ • $\overline{\text{STBY}}$
Hardware standby mode	Set $\overline{\text{STBY}}$ pin to low level	Halt	Halt	Not held	Halt and initialized	Held	High impe- dance state	• $\overline{\text{STBY}}$ and $\overline{\text{RES}}$

Notes: 1. SYSCR: System control register
       2. SSBY: Software standby bit

543

HITACHI

22.1.1 System Control Register (SYSCR)

Four of the eight bits in the system control register (SYSCR) control the power-down state. These are bit 7 (SSBY) and bits 6 to 4 (STS2 to STS0). See table 22.2.

Table 22.2   System Control Register

Name	Abbreviation	R/W	Initial Value	Address
System control register	SYSCR	R/W	H'09	H'FFC4

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit 7—Software Standby (SSBY): This bit enables or disables the transition to software standby mode.

On recovery from the software standby mode by an external interrupt, SSBY remains set to 1. To clear this bit, software must write a 0.

Bit 7: SSBY	Description
0	The SLEEP instruction causes a transition to sleep mode. (Initial value)
1	The SLEEP instruction causes a transition to software standby mode.

544

HITACHI

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the clock settling time when the chip recovers from software standby mode by an external interrupt. During the selected time, the clock oscillator runs but the CPU and on-chip supporting modules remain in standby. Set bits STS2 to STS0 according to the clock frequency to obtain a settling time of at least 8 ms. See table 22.3.

- ZTAT and Mask ROM Versions

Bit 6: STS2	Bit 5: STS1	Bit 4: STS0	Description	
0	0	0	Settling time = 8,192 states	(Initial value)
		1	Settling time = 16,384 states	
	1	0	Settling time = 32,768 states	
		1	Settling time = 65,536 states	
1	0	—	Settling time = 131,072 states	
	1	—	Unused	

- F-ZTAT Version

Bit 6: STS2	Bit 5: STS1	Bit 4: STS0	Description	
0	0	0	Settling time = 8,192 states	(Initial value)
		1	Settling time = 16,384 states	
	1	0	Settling time = 32,768 states	
		1	Settling time = 65,536 states	
1	0	0	Settling time = 131,072 states	
		1	Settling time = 1,024 states	
	1	—	Unused	

Note: When 1,024 states (STS2 to STS0 = 101) is selected, the following points should be noted.

If a period exceeding øp/1,024 (e.g. øp/2,048) is specified when selecting the 8-bit timer, PWM timer, or watchdog timer clock, the counter in the timer will not count up normally when 1,024 states is specified for the settling time. To avoid this problem, set the STS value just before the transition to software standby mode (before executing the SLEEP instruction), and re-set the value of STS2 to STS0 to a value from 000 to 100 directly after software standby mode is cleared by an interrupt.

HITACHI

22.2 Sleep Mode

22.2.1 Transition to Sleep Mode

When the SSBY bit in the system control register is cleared to 0, execution of the SLEEP instruction causes a transition from the program execution state to sleep mode. After executing the SLEEP instruction, the CPU halts, but the contents of its internal registers remain unchanged. The on-chip supporting modules continue to operate normally.

22.2.2 Exit from Sleep Mode

The chip exits sleep mode when it receives an internal or external interrupt request, or a low input at the $\overline{\text{RES}}$ or $\overline{\text{STBY}}$ pin.

Exit by Interrupt: An interrupt releases sleep mode and starts the CPU's interrupt-handling sequence.

If an interrupt from an on-chip supporting module is disabled by the corresponding enable/disable bit in the module's control register, the interrupt cannot be requested, so it cannot wake the chip up. Similarly, the CPU cannot be awakened by an interrupt other than NMI if the I (interrupt mask) bit is set when the SLEEP instruction is executed.

Exit by $\overline{\text{RES}}$ Pin: When the $\overline{\text{RES}}$ pin goes low, the chip exits from sleep mode to the reset state.

Exit by $\overline{\text{STBY}}$ Pin: When the $\overline{\text{STBY}}$ pin goes low, the chip exits from sleep mode to hardware standby mode.

546

HITACHI

22.3 Software Standby Mode

22.3.1 Transition to Software Standby Mode

To enter software standby mode, set the standby bit (SSBY) in the system control register (SYSCR) to 1, then execute the SLEEP instruction.

In software standby mode, the system clock stops and chip functions halt, including both CPU functions and the functions of the on-chip supporting modules. Power consumption is reduced to an extremely low level. The on-chip supporting modules and their registers are reset to their initial states, but as long as a minimum necessary voltage supply is maintained, the contents of the CPU registers and on-chip RAM remain unchanged.

22.3.2 Exit from Software Standby Mode

The chip can be brought out of software standby mode by an $\overline{\text{RES}}$ input, $\overline{\text{STBY}}$ input, or external interrupt input at the $\overline{\text{NMI}}$ pin, $\overline{\text{IRQ}_0}$ to $\overline{\text{IRQ}_2}$ pins, or $\overline{\text{IRQ}_6}$ pin (including $\overline{\text{KEYIN}_0}$ to $\overline{\text{KEYIN}_{15}}$).

Exit by Interrupt: When an NMI, IRQ_0, IRQ_1, IRQ_2, or IRQ_6 interrupt request signal is input, the clock oscillator begins operating. After the waiting time set in bits STS2 to STS0 of SYSCR, a stable clock is supplied to the entire chip, software standby mode is released, and interrupt exception-handling begins. IRQ_3, IRQ_4, IRQ_5, and IRQ_7 interrupts should be disabled before the transition to software standby (clear IRQ3E, IRQ4E, IRQ5E, and IRQ7E to 0).

Exit by $\overline{\text{RES}}$ Pin: When the $\overline{\text{RES}}$ input goes low, the clock oscillator begins operating. When $\overline{\text{RES}}$ is brought to the high level (after allowing time for the clock oscillator to settle), the CPU starts reset exception handling. Be sure to hold $\overline{\text{RES}}$ low long enough for clock oscillation to stabilize.

Exit by $\overline{\text{STBY}}$ Pin: When the $\overline{\text{STBY}}$ input goes low, the chip exits from software standby mode to hardware standby mode.

547

HITACHI

22.3.3 Clock Settling Time for Exit from Software Standby Mode

Set bits STS2 to STS0 in SYSCR as follows:

- Crystal oscillator

  Set STS2 to STS0 for a settling time of at least 8 ms. Table 22.3 lists the settling times selected by these bits at several clock frequencies.

- External clock

  The STS bits can be set to any value. When 1,024 states (STS2 to STS0 = 101) is selected, the following points should be noted.

  If a period exceeding øp/1,024 (e.g. øp/2,048) is specified when selecting the 8-bit timer, PWM timer, or watchdog timer clock, the counter in the timer will not count up normally when 1,024 states is specified for the settling time. To avoid this problem, set the STS value just before the transition to software standby mode (before executing the SLEEP instruction), and re-set the value of STS2 to STS0 to a value from 000 to 100 directly after software standby mode is cleared by an interrupt.

Table 22.3   Times Set by Standby Timer Select Bits (Unit: ms)

STS2	STS1	STS0	Settling Time (States)	System Clock Frequency (MHz)								
				16	12	10	8	6	4	2	1	0.5
0	0	0	8,192	0.51	0.65	0.8	1.0	1.3	2.0	4.1	**8.2**	**16.4**
0	0	1	16,384	1.0	1.3	1.6	2.0	2.7	4.1	**8.2**	16.4	32.8
0	1	0	32,768	2.0	2.7	3.3	4.1	5.5	**8.2**	16.4	32.8	65.5
0	1	1	65,536	4.1	5.5	6.6	**8.2**	**10.9**	16.4	32.8	65.5	131.1
1	0	0/—*	131,072	**8.2**	**10.9**	**13.1**	16.4	21.8	32.8	65.5	131.1	262.1

Notes: 1. All times are in milliseconds.

2. Recommended values are printed in boldface.

* F-ZTAT version/ZTAT and mask-ROM versions

548

HITACHI

22.3.4   Sample Application of Software Standby Mode

In this example the chip enters the software standby mode when $\overline{\text{NMI}}$ goes low and exits when $\overline{\text{NMI}}$ goes high, as shown in figure 22.1.

The NMI edge bit (NMIEG) in the system control register is originally cleared to 0, selecting the falling edge. When $\overline{\text{NMI}}$ goes low, the $\overline{\text{NMI}}$ interrupt handling routine sets NMIEG to 1, sets SSBY to 1 (selecting the rising edge), then executes the SLEEP instruction. The chip enters software standby mode. It recovers from software standby mode on the next rising edge of $\overline{\text{NMI}}$.

Figure 22.1   NMI Timing in Software Standby Mode

549

HITACHI

22.3.5　Application Note

1. The I/O ports retain their current states in software standby mode. If a port is in the high output state, the current dissipation caused by the output current is not reduced.

```
        ⋮
BSET          #7, @SYSCR:8      ; Sets the SSBY bit
SLEEP                           ; Executes the SLEEP instruction
        ⋮
```

Replace the underlined part (SLEEP instruction) with the code shown below.

```
        ⋮
BSET          #7, @SYSCR:8      ; Sets the SSBY bit
MOV. W        #H'0180, R0       ; Writes the SLEEP code H'0180
MOV. W        R0, @H'FF00       ; to the RAM
MOV. W        #H'5470, R0       ; Writes the RTS code H'5470
MOV. W        R0, @H'FF02       ; to the RAM
JSR           @H'FF00           ; Subroutine branch
        ⋮
                                *  Registers and RAM addresses are
                                   arbitrary.
```

Note:　The current responsible for this phenomenon also flows when the mode is changed to SLEEP mode. In order to reduce current dissipation, therefore, please use the preliminary remedy for the SLEEP instruction when changing the mode to SLEEP mode.

550

HITACHI

22.4 Hardware Standby Mode

22.4.1 Transition to Hardware Standby Mode

Regardless of its current state, the chip enters hardware standby mode whenever the $\overline{\text{STBY}}$ pin goes low.

Hardware standby mode reduces power consumption drastically by halting the CPU, stopping all the functions of the on-chip supporting modules, and placing I/O ports in the high-impedance state. The registers of the on-chip supporting modules are reset to their initial values. Only the on-chip RAM is held unchanged, provided the minimum necessary voltage supply is maintained.

Notes: 1. The RAME bit in the system control register should be cleared to 0 before the $\overline{\text{STBY}}$ pin goes low.

2. Do not change the inputs at the mode pins (MD_1, MD_0) during hardware standby mode. Be particularly careful not to let both mode pins go low in hardware standby mode, since that places the chip in writer mode and increases current dissipation.

22.4.2 Recovery from Hardware Standby Mode

Recovery from the hardware standby mode requires inputs at both the $\overline{\text{STBY}}$ and $\overline{\text{RES}}$ pins. When the $\overline{\text{STBY}}$ pin goes high, the clock oscillator begins running. The $\overline{\text{RES}}$ pin should be low at this time and should be held low long enough for the clock to stabilize. When the $\overline{\text{RES}}$ pin changes from low to high, the reset sequence is executed and the chip returns to the program execution state.

HITACHI

22.4.3   Timing Relationships

Figure 22.2 shows the timing relationships in hardware standby mode.

In the sequence shown, first $\overline{\text{RES}}$ goes low, then $\overline{\text{STBY}}$ goes low, at which point the chip enters hardware standby mode. To recover, first $\overline{\text{STBY}}$ goes high, then after the clock settling time, $\overline{\text{RES}}$ goes high.

Figure 22.2   Hardware Standby Mode Timing

HITACHI

Section 23   Electrical Specifications

23.1   Absolute Maximum Ratings

Table 23.1 lists the absolute maximum ratings.

Table 23.1   Absolute Maximum Ratings

Item		Symbol	Rating	Unit
Supply voltage		V_{CC}	–0.3 to +7.0	V
I/O buffer supply voltage		$V_{CC}B$	–0.3 to +7.0	V
Flash memory programming voltage (Dual-power-supply F-ZTAT™ version)		FV_{PP}	–0.3 to +13.0	V
Programming voltage		V_{PP}	–0.3 to +13.5	V
Input voltage	Pins other than ports 7, MD_1, $P8_6$, $P9_7$, PA_7 to PA_4	V_{in}	–0.3 to V_{CC} + 0.3	V
	$P8_6$, $P9_7$, PA_7 to PA_4	V_{in}	–0.3 to $V_{CC}B$ + 0.3	V
	Port 7	V_{in}	–0.3 to AV_{CC} + 0.3	V
	MD_1	V_{in}	Dual-power-supply F-ZTAT version: –0.3 to +13.0 Other versions: –0.3 to V_{CC} + 0.3	V
Reference supply voltage		AV_{ref}	–0.3 to AV_{CC} + 0.3	V
Analog supply voltage		AV_{CC}	–0.3 to +7.0	V
Analog input voltage		V_{AN}	–0.3 to AV_{CC} + 0.3	V
Operating temperature		T_{opr}	Regular specifications: –20 to +75	˚C
			Wide-range specifications: –40 to +85	˚C
Storage temperature		T_{stg}	–55 to +125	˚C

Caution: Exceeding the absolute maximum ratings shown in table 23.1 can permanently destroy the chip.*

Note: * FV_{PP} must not exceed 13 V and V_{PP} must not exceed 13.5 V, including allowances for peak overshoot. For the dual-power-supply F-ZTAT version, MD_1 must not exceed 13 V, including an allowance for peak overshoot.

553

HITACHI

23.2 Electrical Characteristics

23.2.1 DC Characteristics

Table 23.2 lists the DC characteristics of the 5-V version. Table 23.3 lists the DC characteristics of 4-V version. Table 23.4 lists the DC characteristics of the 3 V version. Table 23.5 gives the allowable current output values of the 5-V and 4-V versions. Table 23.6 gives the allowable current output values of the 3-V version. Bus drive characteristics common to 5-V, 4-V and 3-V versions are listed in table 23.7.

Table 23.2 DC Characteristics (5-V Version)

Conditions: $V_{CC} = 5.0$ V $\pm 10\%$, $V_{CC}B = 5.0$ V $\pm 10\%$, $AV_{CC} = 5.0$ V $\pm 10\%$[1], $AV_{ref} = 4.5$ V to AV_{CC}, $V_{SS} = AV_{SS} = 0$ V, Ta $= -20°C$ to $+75°C$ (regular specifications), Ta $= -40°C$ to $+85°C$ (wide-range specifications)

Item			Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$P6_7$ to $P6_0$[4], $KEYIN_{15}$ to $KEYIN_8$, IRQ_2 to IRQ_0[5], IRQ_7 to IRQ_3	(1)[7]	V_T^-	1.0	—	—	V	
			V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$		
			$V_T^+ - V_T^-$	0.4	—	—		
Input high voltage	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0, EXTAL, $\overline{NMI}$	(2)	V_{IH}	$V_{CC} - 0.7$	—	$V_{CC} + 0.3$	V	
	PA_7 to PA_0[7] SCL, SDA			$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
	$P7_7$ to $P7_0$			2.0	—	$AV_{CC} + 0.3$		
	All input pins other than (1) and (2) above[7]			2.0	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
Input low voltage	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0	(3)	V_{IL}	−0.3	—	0.5	V	
	PA_7 to PA_0 SCL, SDA			−0.3	—	1.0		
	All input pins other than (1) and (3) above			−0.3	—	0.8		
Output high voltage	All output pins (except $\overline{RESO}$)[6], [7]		V_{OH}	$V_{CC} - 0.5$ $V_{CC}B - 0.5$	—	—	V	$I_{OH} = -200$ μA
				3.5	—	—		$I_{OH} = -1.0$ mA

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Output low voltage	All output pins (except $\overline{\text{RESO}}$) [6]	V_{OL}	—	—	0.4	V	I_{OL} = 1.6 mA
	P1$_7$ to P1$_0$, P2$_7$ to P2$_0$		—	—	1.0		I_{OL} = 10.0 mA
	$\overline{\text{RESO}}$		—	—	0.4		I_{OL} = 2.6 mA
Input leakage current	$\overline{\text{RES}}$, $\overline{\text{STBY}}$	$|I_{in}|$	—	—	10.0	µA	Vin = 0.5 V to V_{CC} − 0.5 V
	$\overline{\text{NMI}}$, MD$_1$, MD$_0$		—	—	1.0		
	P7$_7$ to P7$_0$		—	—	1.0		Vin = 0.5 V to AV$_{CC}$ − 0.5 V
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, $\overline{\text{RESO}}$[7]	$|I_{TSI}|$	—	—	1.0	µA	Vin = 0.5 V to V_{CC} − 0.5 V, Vin = 0.5 V to V_{CC}B − 0.5 V
Input pull-up MOS current	Ports 1 to 3	$-I_P$	30	—	250	µA	Vin = 0 V
	Ports 6, A, B		60	—	500		
Input capacitance	$\overline{\text{STBY}}$ (dual-power-supply F-ZTAT version) (4)	C_{in}	—	—	120	pF	Vin = 0 V, f = 1 MHz, Ta = 25°C
	$\overline{\text{RES}}$, $\overline{\text{STBY}}$ (except dual-power-supply F-ZTAT version)		—	—	60		
	$\overline{\text{NMI}}$, MD$_1$		—	—	50		
	PA$_7$ to PA$_4$, P9$_7$, P8$_6$		—	—	20		
	All input pins other than (4)		—	—	15		
Current dissipation[2]	Normal operation	I_{CC}	—	27	45	mA	f = 12 MHz
			—	36	60		f = 16 MHz
	Sleep mode		—	18	30		f = 12 MHz
			—	24	40		f = 16 MHz

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Current dissipation[*2]	Standby modes[*3]	I_{CC}	—	0.01	5.0	µA	Ta ≤ 50°C
			—	—	20.0		50°C < Ta
Analog supply current	During A/D conversion	AI_{CC}	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	µA	AV_{CC} = 2.0 V to 5.5 V
Reference supply current	During A/D conversion	AI_{ref}	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	µA	AV_{ref} = 2.0 V to 5.5 V
Analog supply voltage[*1]		AV_{CC}	4.5	—	5.5	V	During operation
			2.0	—	5.5		While idle or when not in use
RAM standby voltage		V_{RAM}	2.0	—	—	V	

Notes: *1 Even when the A/D and D/A converters are not used, connect AV_{CC} to power supply V_{CC} and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure $AV_{ref} \leq AV_{CC}$.

*2 Current dissipation values assume that $V_{IH\ min} = V_{CC} - 0.5$ V, $V_{CC}B - 0.5$ V, $V_{IL\ max} = 0.5$ V, all output pins are in the no-load state, and all input pull-up transistors are off.

*3 For these values it is assumed that $V_{RAM} \leq V_{CC} < 4.5$ V and $V_{IH\ min} = V_{CC} \times 0.9$, $V_{CC}B \times 0.9$, $V_{IL\ max} = 0.3$ V.

*4 P6$_7$ to P6$_0$ include supporting module inputs multiplexed with them.

*5 $\overline{IRQ}_2$ includes $\overline{ADTRG}$ multiplexed with it.

*6 Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.

*7 The characteristics of PA$_7$ to PA$_4$, $\overline{KEYIN}_{15}$ to $\overline{KEYIN}_{12}$, P9$_7$/$\overline{WAIT}$, SDA, and P8$_6$/$\overline{IRQ}_5$/SCK$_1$, SCL depend on $V_{CC}B$; the characteristics of all other pins depend on V_{CC}.

556

HITACHI

Table 23.3 DC Characteristics (4-V Version)

Conditions: V_{CC} = 4.0 V to 5.5 V, $V_{CC}B$ = 4.0 V to 5.5 V, AV_{CC} = 4.0 V to 5.5 V[*1], AV_{ref} = 4.0 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range specifications)

Item			Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$\overline{P6_7}$ to $\overline{P6_0}$[*4], $\overline{KEYIN_{15}}$ to, $KEYIN_8$, $\overline{IRQ_2}$ to $\overline{IRQ_0}$[*5], $\overline{IRQ_7}$ to $\overline{IRQ_3}$	(1)[*7]	V_T^-	1.0	—	—	V	V_{CC} = 4.5 V to 5.5 V, $V_{CC}B$ = 4.5 V to 5.5 V
			V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$		
			$V_T^+ - V_T^-$	0.4	—	—		
			V_T^-	0.8	—	—		V_{CC} = 4.0 V to 4.5 V, $V_{CC}B$ = 4.0 V to 4.5 V
			V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$		
			$V_T^+ - V_T^-$	0.3	—	—		
Input high voltage	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0, EXTAL, $\overline{NMI}$	(2)	V_{IH}	$V_{CC} - 0.7$	—	$V_{CC} + 0.3$	V	
	PA_7 to PA_0[*7] SCL, SDA			$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
	$P7_7$ to $P7_0$			2.0	—	$AV_{CC} + 0.3$		
	All input pins other than (1) and (2) above[*7]			2.0	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
Input low voltage	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0	(3)	V_{IL}	–0.3	—	0.5	V	
	PA_7 to PA_0[*7] SCL, SDA			–0.3	—	1.0		V_{CC} = 4.5 V to 5.5 V, $V_{CC}B$ = 4.5 V to 5.5 V
				–0.3	—	0.8		V_{CC} = 4.0 V to 4.5 V, $V_{CC}B$ = 4.0 V to 4.5 V
	All input pins other than (1) and (3) above[*7]			–0.3	—	0.8		V_{CC} = 4.5 V to 5.5 V, $V_{CC}B$ = 4.5 V to 5.5 V
				–0.3	—	0.6		V_{CC} = 4.0 V to 4.5 V, $V_{CC}B$ = 4.0 V to 4.5 V

557

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Output high voltage	All output pins (except $\overline{\text{RESO}}$)[*6, *7]	V_{OH}	$V_{CC} - 0.5$ $V_{CC}B - 0.5$	—	—	V	$I_{OH} = -200$ µA
			3.5	—	—		$I_{OH} = -1.0$ mA, $V_{CC} = 4.5$ V to 5.5 V, $V_{CC}B = 4.5$ V to 5.5 V
			2.8	—	—		$I_{OH} = -1.0$ mA, $V_{CC} = 4.0$ V to 4.5 V, $V_{CC}B = 4.0$ V to 4.5 V
Output low voltage	All output pins (except $\overline{\text{RESO}}$)[*6]	V_{OL}	—	—	0.4	V	$I_{OL} = 1.6$ mA
	$P1_7$ to $P1_0$, $P2_7$ to $P2_0$		—	—	1.0		$I_{OL} = 10.0$ mA
	$\overline{\text{RESO}}$		—	—	0.4		$I_{OL} = 2.6$ mA
Input leakage current	$\overline{\text{RES}}$, $\overline{\text{STBY}}$	$\mid I_{in} \mid$	—	—	10.0	µA	Vin = 0.5 V to $V_{CC} - 0.5$ V
	$\overline{\text{NMI}}$, MD_1, MD_0		—	—	1.0		
	$P7_7$ to $P7_0$		—	—	1.0		Vin = 0.5 V to $AV_{CC} - 0.5$ V
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, $\overline{\text{RESO}}$[*7]	$\mid I_{TSI} \mid$	—	—	1.0	µA	Vin = 0.5 V to $V_{CC} - 0.5$ V, Vin = 0.5 V to $V_{CC}B - 0.5$ V
Input pull-up MOS current	Ports 1 to 3	$-I_P$	30	—	250	µA	Vin = 0 V, $V_{CC} = 4.5$ V to 5.5 V, $V_{CC}B = 4.5$ V to 5.5 V
	Ports 6, A, B[*7]		60	—	500		
	Ports 1 to 3		20	—	200		Vin = 0 V, $V_{CC} = 4.0$ V to 4.5 V, $V_{CC}B = 4.0$ V to 4.5 V
	Ports 6, A, B[*7]		40	—	400		

558

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	$\overline{\text{STBY}}$ (dual-power-supply F-ZTAT version) (4)	C_{in}	—	—	120	pF	Vin = 0 V, f = 1 MHz, Ta = 25°C
	$\overline{\text{RES}}$, $\overline{\text{STBY}}$ (except dual-power-supply F-ZTAT version)		—	—	60		
	$\overline{\text{NMI}}$, MD$_1$		—	—	50		
	PA$_7$ to PA$_4$, P9$_7$, P8$_6$		—	—	20		
	All input pins other than (4) above		—	—	15		
Current dissipation[*2]	Normal operation	I_{CC}	—	27	45	mA	f = 12 MHz
			—	36	60		f = 16 MHz, V_{CC} = 4.5 V to 5.5 V
	Sleep mode		—	18	30		f = 12 MHz
			—	24	40		f = 16 MHz V_{CC} = 4.5 V to 5.5 V
	Standby modes[*3]		—	0.01	5.0	µA	Ta ≤ 50°C
			—	—	20.0		50°C < Ta
Analog supply current	During A/D conversion	AI_{CC}	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	µA	AV_{CC} = 2.0 V to 5.5 V

559

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Reference supply current	During A/D conversion	AI_{ref}	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	AV_{ref} = 2.0 V to 5.5 V
Analog supply voltage[1]		AV_{CC}	4.0	—	5.5	V	During operation
			2.0	—	5.5		While idle or when not in use
RAM standby voltage		V_{RAM}	2.0	—	—	V	

Notes: *1 Even when the A/D and D/A converters are not used, connect AV_{CC} to power supply V_{CC} and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure $AV_{ref} \leq AV_{CC}$.

*2 Current dissipation values assume that $V_{IH\,min}$ = V_{CC} – 0.5 V, $V_{CC}B$ – 0.5 V, $V_{IL\,max}$ = 0.5 V, all output pins are in the no-load state, and all input pull-up transistors are off.

*3 For these values it is assumed that $V_{RAM} \leq V_{CC}$ < 4.0 V and $V_{IH\,min}$ = $V_{CC} \times 0.9$, $V_{CC}B \times 0.9$, $V_{IL\,max}$ = 0.3 V.

*4 $P6_7$ to $P6_0$ include supporting module inputs multiplexed with them.

*5 $\overline{IRQ}_2$ includes $\overline{ADTRG}$ multiplexed with it.

*6 Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.

*7 The characteristics of PA_7 to PA_4, $\overline{KEYIN}_{15}$ to $\overline{KEYIN}_{12}$, $P9_7/\overline{WAIT}$, SDA, and $P8_6/\overline{IRQ}_5/SCK_1$, SCL depend on $V_{CC}B$; the characteristics of all other pins depend on V_{CC}.

560

HITACHI

Table 23.4 DC Characteristics (3-V Version)

Conditions: V_{CC} = 2.7 V to 5.5 V[8], $V_{CC}B$ = 2.7 V to 5.5 V[8], AV_{CC} = 2.7 V to 5.5 V[1, 8],
AV_{ref} = 2.7 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, Ta = –20°C to +75°C

Item			Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$P6_7$ to $P6_0$[4], $\overline{KEYIN}_{15}$ to, $\overline{KEYIN}_8$, $\overline{IRQ}_2$ to $\overline{IRQ}_0$[5], $\overline{IRQ}_7$ to $\overline{IRQ}_3$	(1)[7]	V_T^-	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$	—	—	V	
			V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$		
			$V_T^+ - V_T^-$	0.2	—	—		
Input high voltage	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0, EXTAL, $\overline{NMI}$	(2)	V_{IH}	$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V	
	PA_7 to PA_0[7] SCL, SDA			$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
	$P7_7$ to $P7_0$			$AV_{CC} \times 0.7$	—	$AV_{CC} + 0.3$		
	All input pins other than (1) and (2) above[7]			$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
Input low voltage[4]	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0	(3)	V_{IL}	–0.3	—	$V_{CC} \times 0.1$	V	
	PA_7 to PA_0[7] SCL, SDA			–0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$		
	All input pins other than (1) and (3) above[7]			–0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$		
Output high voltage	All output pins (except $\overline{RESO}$)[6, 7]		V_{OH}	$V_{CC} - 0.5$ $V_{CC}B - 0.5$	—	—	V	I_{OH} = –200 µA
				$V_{CC} - 1.0$ $V_{CC}B - 1.0$	—	—		I_{OH} = –1 mA
Output low voltage	All output pins (except $\overline{RESO}$)[6]		V_{OL}	—	—	0.4	V	I_{OL} = 0.8 mA
	$P1_7$ to $P1_0$, $P2_7$ to $P2_0$			—	—	0.4		I_{OL} = 1.6 mA
	$\overline{RESO}$			—	—	0.4		I_{OL} = 1.6 mA

561

HITACHI

Item			Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	$\overline{\text{RES}}$, $\overline{\text{STBY}}$		$|I_{in}|$	—	—	10.0	µA	V_{in} = 0.5 V to V_{CC} − 0.5 V
	$\overline{\text{NMI}}$, MD_1, MD_0			—	—	1.0		
	$P7_7$ to $P7_0$			—	—	1.0		V_{in} = 0.5 V to AV_{CC} − 0.5 V
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, $\overline{\text{RESO}}$[*7]		$|I_{TSI}|$	—	—	1.0	µA	V_{in} = 0.5 V to V_{CC} − 0.5 V, V_{in} = 0.5 V to $V_{CC}B$ − 0.5 V
Input pull-up MOS current	Ports 1 to 3		$-I_P$	3	—	120	µA	V_{in} = 0 V, V_{CC} = 2.7 V to 3.6 V, $V_{CC}B$ = 2.7 V to 3.6 V
	Ports 6, A, B[*7]			30	—	250		
Input capacitance	$\overline{\text{STBY}}$ (dual-power-supply F-ZTAT version)	(4)	C_{in}	—	—	120	pF	V_{in} = 0 V, f = 1 MHz, Ta = 25°C
	$\overline{\text{RES}}$, $\overline{\text{STBY}}$ (except dual-power-supply F-ZTAT version)			—	—	60		
	$\overline{\text{NMI}}$, MD_1			—	—	50		
	PA_7 to PA_4, $P9_7$, $P8_6$			—	—	20		
	All input pins other than (4) above			—	—	15		

562

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Current dissipation[*2]	Normal operation	I_{CC}	—	7	—	mA	f = 6 MHz, V_{CC} = 2.7 V to 3.6 V
			—	12	22		f = 10 MHz, V_{CC} = 2.7 V to 3.6 V
			—	25	—		f = 10 MHz, V_{CC} = 4.0 V to 5.5 V
	Sleep mode		—	5	—		f = 6 MHz, V_{CC} = 2.7 V to 3.6 V
			—	9	16		f = 10 MHz, V_{CC} = 2.7 V to 3.6 V
			—	18	—		f = 10 MHz, V_{CC} = 4.0 V to 5.5 V
	Standby modes[*3]		—	0.01	5.0	μA	Ta ≤ 50°C
			—	—	20.0		50°C < Ta
Analog supply current	During A/D conversion	AI_{CC}	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	AV_{CC} = 2.0 V to 5.5 V
Reference supply current	During A/D conversion	AI_{ref}	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	μA	AV_{ref} = 2.0 V to 5.5 V

HITACHI

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply voltage[*1]	AV_{CC}	2.7	—	5.5	V	During operation
		2.0	—	5.5		While idle or when not in use
RAM standby voltage	V_{RAM}	2.0	—	—	V	

Notes: *1 Even when the A/D and D/A converters are not used, connect AV_{CC} to power supply V_{CC} and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure $AV_{ref} \leq AV_{CC}$.

   *2 Current dissipation values assume that $V_{IH\ min} = V_{CC} - 0.5$ V, $V_{CC}B - 0.5$ V, $V_{IL\ max} = 0.5$ V, all output pins are in the no-load state, and all input pull-up transistors are off.

   *3 For these values it is assumed that $V_{RAM} \leq V_{CC} < 2.7$ V and $V_{IH\ min} = V_{CC} \times 0.9$, $V_{CC}B \times 0.9$, $V_{IL\ max} = 0.3$ V.

   *4 $P6_7$ to $P6_0$ include supporting module inputs multiplexed with them.

   *5 $\overline{IRQ_2}$ includes $\overline{ADTRG}$ multiplexed with it.

   *6 Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.

   *7 The characteristics of PA_7 to PA_4, $\overline{KEYIN_{15}}$ to $\overline{KEYIN_{12}}$, $P9_7/\overline{WAIT}$, SDA, and $P8_6/\overline{IRQ_5}/SCK_1$, SCL depend on $V_{CC}B$; the characteristics of all other pins depend on V_{CC}.

   *8 In the F-ZTAT LH version, $V_{CC} = 3.0$ V to 5.5 V, $V_{CC}B = 3.0$ V to 5.5 V, $AV_{CC} = 3.0$ V to 5.5 V.

564

HITACHI

Table 23.5 Allowable Output Current Values (5-V and 4-V Versions)

Conditions: $V_{CC} = 4.0$ V to 5.5 V, $V_{CC}B = 4.0$ V to 5.5 V, $AV_{CC} = 4.0$ V to 5.5 V, $AV_{ref} = 4.0$ V to AV_{CC}, $V_{SS} = AV_{SS} = 0$ V, Ta = –20˚C to +75˚C (regular specifications), Ta = –40˚C to +85˚C (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	SCL, SDA, PA$_4$ to PA$_7$ (bus drive selection)	I$_{OL}$	—	—	20	mA
	Ports 1 and 2		—	—	10	
	$\overline{RESO}$		—	—	3	
	Other output pins		—	—	2	
Allowable output low current (total)	Ports 1 and 2, total	ΣI$_{OL}$	—	—	80	mA
	Total of all output		—	—	120	
Allowable output high current (per pin)	All output pins	–I$_{OH}$	—	—	2	mA
Allowable output high current (total)	Total of all output	Σ–I$_{OH}$	—	—	40	mA

565

HITACHI

Table 23.6 Allowable Output Current Values (3-V Version)

Conditions: V_{CC} = 2.7 V to 5.5 V*, $V_{CC}B$ = 2.7 V to 5.5 V*, AV_{CC} = 2.7 V to 5.5 V*, AV_{ref} = 2.7 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, Ta = –20˚C to +75˚C

Item		Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	SCL, SDA, PA$_4$ to PA$_7$ (bus drive selection)	I_{OL}	—	—	10	mA
	Ports 1 and 2		—	—	2	
	$\overline{RESO}$		—	—	1	
	Other output pins		—	—	1	
Allowable output low current (total)	Ports 1 and 2, total	ΣI_{OL}	—	—	40	mA
	Total of all output		—	—	60	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma-I_{OH}$	—	—	30	mA

Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current values in tables 23.5 and 23.6. In particular, when driving a darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 23.1 and 23.2.

* In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V.

Figure 23.1 Example of Circuit for Driving a Darlington Transistor (5-V Version)

566

HITACHI

Figure 23.2   Example of Circuit for Driving an LED (5-V Version)

Table 23.7   Bus Drive Characteristics

Conditions: V_{CC} = 2.7 V to 5.5 V*, V_{SS} = 0 V, Ta = –20°C to +75°C

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Output low level voltage	SCL, SDA PA$_4$ to PA$_7$ (bus drive selection)	V_{OL}	—	—	0.5	V	V_{CC}B = 5 V ±10% I_{OL} = 16 mA
			—	—	0.5		V_{CC}B = 2.7 V to 5.5 V* I_{OL} = 8 mA
			—	—	0.4		V_{CC}B = 2.7 V to 5.5 V* I_{OL} = 3 mA

Note: * In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, V_{CC}B = 3.0 V to 5.5 V.

23.2.2   AC Characteristics

The AC characteristics are listed in four tables. Bus timing parameters are given in table 23.8, control signal timing parameters in table 23.9, timing parameters of the on-chip supporting modules in table 23.10, I²C bus timing parameters in table 23.11, and external clock output stabilization delay time in table 23.12.

567

HITACHI

Table 23.8 Bus Timing

Condition A: V_{CC} = 5.0 V ±10%, $V_{CC}B$ = 5.0 V ±10%, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75°C (regular specifications), Ta = –40 to +85°C (wide-range specifications)

Condition B: V_{CC} = 4.0 V to 5.5 V, $V_{CC}B$ = 4.0 V to 5.5 V, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75°C (regular specifications), Ta = –40 to +85°C (wide-range specifications)

Condition C: V_{CC} = 2.7 V to 5.5 V[*3], $V_{CC}B$ = 2.7 V to 5.5 V[*3], V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75°C

Item	Symbol	Condition C 10 MHz Min	Condition C 10 MHz Max	Condition B 12 MHz Min	Condition B 12 MHz Max	Condition A 16 MHz Min	Condition A 16 MHz Max	Unit	Test Conditions
Clock cycle time	t_{cyc}	100	500	83.3	500	62.5	500	ns	Fig. 23.7
Clock pulse width low	t_{CL}	30	—	30	—	20	—	ns	
Clock pulse width high	t_{CH}	30	—	30	—	20	—	ns	
Clock rise time	t_{Cr}	—	20	—	10	—	10	ns	
Clock fall time	t_{Cf}	—	20	—	10	—	10	ns	
Address delay time	t_{AD}	—	50	—	35	—	30	ns	
Address hold time	t_{AH}	20	—	15	—	10	—	ns	
Address strobe delay time	t_{ASD}	—	50	—	35	—	30	ns	
Write strobe delay time	t_{WSD}	—	50	—	35	—	30	ns	
Strobe delay time	t_{SD}	—	50	—	35	—	30	ns	
Write strobe pulse width[*1]	t_{WSW}	110	—	90	—	60	—	ns	
Address setup time 1[*1]	t_{AS1}	15	—	10	—	10	—	ns	
Address setup time 2[*1]	t_{AS2}	65	—	50	—	40	—	ns	
Read data setup time	t_{RDS}	35	—	20	—	20	—	ns	
Read data hold time[*1]	t_{RDH}	0	—	0	—	0	—	ns	
Read data access time[*1]	t_{ACC}	—	170	—	160	—	110	ns	
Write data delay time	t_{WDD}	—	80/75[*2]	—	65/60[*2]	—	60	ns	
Write data setup time	t_{WDS}	0/5[*2]	—	0/5[*2]	—	0/5[*2]	—	ns	
Write data hold time	t_{WDH}	20	—	20	—	20	—	ns	
Wait setup time	t_{WTS}	40	—	35	—	30	—	ns	Fig. 23.8
Wait hold time	t_{WTH}	10	—	10	—	10	—	ns	

Notes: *1 Values at maximum operating frequency
   *2 H8/3437 F-ZTAT version/other products
   *3 In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V

HITACHI

Table 23.9 Control Signal Timing

Condition A: V_{CC} = 5.0 V ±10%, V_{CC}B = 5.0 V ±10%, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range specifications)

Condition B: V_{CC} = 4.0 V to 5.5 V, V_{CC}B = 4.0 V to 5.5V, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range specifications)

Condition C: V_{CC} = 2.7 V to 5.5 V*, V_{CC}B = 2.7 V to 5.5 V*, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20°C to +75°C

| | | Condition C | | Condition B | | Condition A | | | |
| | | 10 MHz | | 12 MHz | | 16 MHz | | | Test |
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
$\overline{RES}$ setup time	t_{RESS}	300	—	200	—	200	—	ns	Fig. 23.9
$\overline{RES}$ pulse width	t_{RESW}	10	—	10	—	10	—	t_{cyc}	
$\overline{RESO}$ output delay time	t_{RESD}	—	200	—	120	—	100	ns	Fig. 23.25
$\overline{RESO}$ output pulse width	t_{RESOW}	132	—	132	—	132	—	t_{cyc}	
$\overline{NMI}$ setup time ($\overline{NMI}$, $\overline{IRQ}_0$ to $\overline{IRQ}_7$)	t_{NMIS}	300	—	150	—	150	—	ns	Fig. 23.10
$\overline{NMI}$ hold time ($\overline{NMI}$, $\overline{IRQ}_0$ to $\overline{IRQ}_7$)	t_{NMIH}	10	—	10	—	10	—	ns	
Interrupt pulse width for recovery from software standby mode ($\overline{NMI}$, $\overline{IRQ}_0$ to $\overline{IRQ}_2$, $\overline{IRQ}_6$)	t_{NMIW}	300	—	200	—	200	—	ns	
Crystal oscillator settling time (reset)	t_{OSC1}	20	—	20	—	20	—	ms	Fig. 23.11
Crystal oscillator settling time (software standby)	t_{OSC2}	8	—	8	—	8	—	ms	Fig. 23.12

Note: * In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, V_{CC}B = 3.0 V to 5.5 V.

HITACHI

Measurement Conditions for AC Characteristics

Figure 23.3   Measurement Conditions for A/C Characteristics

HITACHI

Table 23.10 Timing Conditions of On-Chip Supporting Modules

Condition A: V_{CC} = 5.0 V ±10%, $V_{CC}B$ = 5.0 V ±10%, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range specifications)

Condition B: V_{CC} = 4.0 V to 5.5 V, $V_{CC}B$ = 4.0 V to 5.5V, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range specifications)

Condition C: V_{CC} = 2.7 V to 5.5 V*, $V_{CC}B$ = 2.7 V to 5.5 V*, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20°C to +75°C

Item		Symbol	Condition C 10 MHz		Condition B 12 MHz		Condition A 16 MHz		Unit	Test Conditions
			Min	Max	Min	Max	Min	Max		
FRT	Timer output delay time	t_{FTOD}	—	150	—	100	—	100	ns	Fig. 23.13
	Timer input setup time	t_{FTIS}	80	—	50	—	50	—	ns	
	Timer clock input setup time	t_{FTCS}	80	—	50	—	50	—	ns	Fig. 23.14
	Timer clock pulse width	t_{FTCWH} t_{FTCWL}	1.5	—	1.5	—	1.5	—	t_{cyc}	
TMR	Timer output delay time	t_{TMOD}	—	150	—	100	—	100	ns	Fig. 23.15
	Timer reset input setup time	t_{TMRS}	80	—	50	—	50	—	ns	Fig. 23.17
	Timer clock input setup time	t_{TMCS}	80	—	50	—	50	—	ns	Fig. 23.16
	Timer clock pulse width (single edge)	t_{TMCWH}	1.5	—	1.5	—	1.5	—	t_{cyc}	
	Timer clock pulse width (both edges)	t_{TMCWL}	2.5	—	2.5	—	2.5	—	t_{cyc}	
PWM	Timer output delay time	t_{PWOD}	—	150	—	100	—	100	ns	Fig. 23.18
SCI	Input clock cycle (Async)	t_{Scyc}	4	—	4	—	4	—	t_{cyc}	Fig. 23.19
	(Sync)		6	—	6	—	6	—	t_{cyc}	
	Transmit data delay time (Sync)	t_{TXD}	—	200	—	100	—	100	ns	
	Receive data setup time (Sync)	t_{RXS}	150	—	100	—	100	—	ns	
	Receive data hold time (Sync)	t_{RXH}	150	—	100	—	100	—	ns	
	Input clock pulse width	t_{SCKW}	0.4	0.6	0.4	0.6	0.4	0.6	t_{Scyc}	Fig. 23.20

HITACHI

Item		Symbol	Condition C 10 MHz		Condition B 12 MHz		Condition A 16 MHz		Unit	Test Conditions
			Min	Max	Min	Max	Min	Max		
Ports	Output data delay time	t_{PWD}	—	150	—	100	—	100	ns	Fig. 23.21
	Input data setup time	t_{PRS}	80	—	50	—	50	—	ns	
	Input data hold time	t_{PRH}	80	—	50	—	50	—	ns	
HIF read cycle	$\overline{CS}/HA_0$ setup time	t_{HAR}	10	—	10	—	10	—	ns	Fig. 23.22
	$\overline{CS}/HA_0$ hold time	t_{HRA}	10	—	10	—	10	—	ns	
	$\overline{IOR}$ pulse width	t_{HRPW}	220	—	120	—	120	—	ns	
	HDB delay time	t_{HRD}	—	200	—	100	—	100	ns	
	HDB hold time	t_{HRF}	0	40	0	25	0	25	ns	
	HIRQ delay time	t_{HIRQ}	—	200	—	120	—	120	ns	
HIF write cycle	$\overline{CS}/HA_0$ setup time	t_{HAW}	10	—	10	—	10	—	ns	Fig. 23.23
	$\overline{CS}/HA_0$ hold time	t_{HWA}	10	—	10	—	10	—	ns	
	$\overline{IOW}$ pulse width	t_{HWPW}	100	—	60	—	60	—	ns	
	HDB setup time — High-speed GATE A_{20} not used	t_{HDW}	50	—	30	—	30	—	ns	
	High-speed GATE A_{20} used		85	—	55	—	45	—		
	HDB hold time	t_{HWD}	25	—	15	—	15	—	ns	
	GA_{20} delay time	t_{HGA}	—	180	—	90	—	90	ns	

Note: * In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V.

572

HITACHI

Table 23.11   I²C Bus Timing

Conditions: V_{CC} = 2.7 V to 5.5 V*, $V_{CC}B$ = 2.7 V to 5.5 V*, V_{SS} = 0 V, Ta = –20°C to +75°C,
∅ ≥ 5 MHz

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Note
SCL clock cycle time	t_{SCL}	12 t_{cyc}	—	—	ns		Fig. 23.24
SCL clock high pulse width	t_{SCLH}	3 t_{cyc}	—	—	ns		
SCL clock low pulse width	t_{SCLL}	5 t_{cyc}	—	—	ns		
SCL and SDA rise time	t_{Sr}	—	—	1000	ns	Normal mode 100 kbits/s (max)	
		20 + 0.1C_b	—	300		High-speed mode 400 kbits/s (max)	
SCL and SDA fall time	t_{Sf}	—	—	300	ns	Normal mode 100 kbits/s (max)	
		20 + 0.1C_b	—	300		High-speed mode 400 kbits/s (max)	
SDA bus-free time	t_{BUF}	5 t_{cyc}	—	—	ns		
SCL start condition hold time	t_{STAH}	3 t_{cyc}	—	—	ns		
SCL resend start condition setup time	t_{STAS}	3 t_{cyc}	—	—	ns		
SDA stop condition setup time	t_{STOS}	3 t_{cyc}	—	—	ns		
SDA data setup time	t_{SDAS}	0.5 t_{cyc}	—	—	ns		
SDA data hold time	t_{SDAH}	0	—	—	ns		
SDA load capacitance	C_b	—	—	400	pF		

Note: * In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V.

573

HITACHI

Table 23.12 External Clock Output Stabilization Delay Time

Conditions: V_{CC} = 2.7 V to 5.5 V[*2], AV_{CC} = 2.7 V to 5.5 V[*2], V_{SS} = AV_{SS} = 0 V, Ta = –40°C to +85°C

Item	Symbol	Min	Max	Unit	Notes
External clock output stabilization delay time	t_{DEXT}[*1]	500	—	µs	Figure 23.26

Notes: *1 t_{DEXT} includes a 10 t_{cyc} $\overline{RES}$ pulse width (t_{RESW}).

*2 In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V.

574

HITACHI

23.2.3 A/D Converter Characteristics

Table 23.13 lists the characteristics of the on-chip A/D converter.

Table 23.13 A/D Converter Characteristics

Condition A: V_{CC} = 5.0 V ±10%, $V_{CC}B$ = 5.0 V ±10%, AV_{CC} = 5.0 V ±10%, AV_{ref} = 4.5 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75˚C (regular specifications), Ta = –40 to +85˚C (wide-range specifications)

Condition B: V_{CC} = 4.0 V to 5.5 V, $V_{CC}B$ = 4.0 V to 5.5 V, AV_{CC} = 4.0 V to 5.5 V, AV_{ref} = 4.0 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75˚C (regular specifications), Ta = –40 to +85˚C (wide-range specifications)

Condition C: V_{CC} = 2.7 V to 5.5 V[*2], $V_{CC}B$ = 2.7 V to 5.5 V[*2], AV_{CC} = 2.7 V to 5.5 V[*2], AV_{ref} = 2.7 V to AV_{CC}[*2], V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75˚C

	Condition C 10 MHz			Condition B 12 MHz			Condition A 16 MHz			
Item	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion (single mode)[*1]	—	—	13.4	—	—	11.2	—	—	8.4	µs
Analog input capacitance	—	—	20	—	—	20	—	—	20	pF
Allowable signal source impedance	—	—	5	—	—	10	—	—	10	kΩ
Nonlinearity error	—	—	±6.0	—	—	±3.0	—	—	±3.0	LSB
Offset error	—	—	±4.0	—	—	±3.5	—	—	±3.5	LSB
Full-scale error	—	—	±4.0	—	—	±3.5	—	—	±3.5	LSB
Quantizing error	—	—	±0.5	—	—	±0.5	—	—	±0.5	LSB
Absolute accuracy	—	—	±8.0	—	—	±4.0	—	—	±4.0	LSB

Notes: *1 Values at maximum operating frequency

*2 In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, AV_{ref} = 3.0 V to AV_{CC}.

HITACHI

23.2.4 D/A Converter Characteristics

Table 23.14 lists the characteristics of the on-chip D/A converter.

Table 23.14 D/A Converter Characteristics

Condition A: V_{CC} = 5.0 V ±10%, $V_{CC}B$ = 5.0 V ±10%, AV_{CC} = 5.0 V ±10%, AV_{ref} = 4.5 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75˚C (regular specifications), Ta = –40 to +85˚C (wide-range specifications)

Condition B: V_{CC} = 4.0 V to 5.5 V, $V_{CC}B$ = 4.0 V to 5.5 V, AV_{CC} = 4.0 V to 5.5 V, AV_{ref} = 4.0 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75˚C (regular specifications), Ta = –40 to +85˚C (wide-range specifications)

Condition C: V_{CC} = 2.7 V to 5.5 V*, $V_{CC}B$ = 2.7 V to 5.5 V*, AV_{CC} = 2.7 V to 5.5 V*, AV_{ref} = 2.7 V to AV_{CC}*, V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75˚C

| | Condition C | | | Condition B | | | Condition A | | | | Test |
| | 10 MHz | | | 12 MHz | | | 16 MHz | | | | |
Item	**Min**	**Typ**	**Max**	**Min**	**Typ**	**Max**	**Min**	**Typ**	**Max**	**Unit**	**Conditions**
Resolution	8	8	8	8	8	8	8	8	8	Bits	
Conversion time (settling time)	—	—	10.0	—	—	10.0	—	—	10.0	µs	30 pF load capacitance
Absolute accuracy	—	±2.0	±3.0	—	±1.0	±1.5	—	±1.0	±1.5	LSB	2 MΩ load resistance
	—	—	±2.0	—	—	±1.0	—	—	±1.0	LSB	4 MΩ load resistance

Note: * In the F-ZTAT LH version, V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, AV_{ref} = 3.0 V to AV_{CC}.

576

HITACHI

23.2.5 Flash Memory Characteristics (H8/3437SF Only)

Table 23.15 shows the flash memory characteristics.

Table 23.15 Flash Memory Characteristics

Conditions: $V_{CC} = 5.0\ V \pm 10\%$, $AV_{CC} = 5.0\ V \pm 10\%$, $V_{SS} = AV_{SS} = 0\ V$, $T_a = 0$ to $+75°C$

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Programming time[1, 2, 4]		tP	—	10	200	ms/ 32 bytes	
Erase time[1, 3, 5]		tE	—	100	1200	ms/ block	
Reprogramming count		N_{WEC}	—	—	100	Times	
Programming	Wait time after SWE-bit setting[1]	x	10	—	—	µs	
	Wait time after PSU-bit setting[1]	y	50	—	—	µs	
	Wait time after P-bit setting[1, 4]	z	150	—	500	µs	
	Wait time after P-bit clear[1]	α	10	—	—	µs	
	Wait time after PSU-bit clear[1]	β	10	—	—	µs	
	Wait time after PV-bit setting[1]	γ	4	—	—	µs	
	Wait time after dummy write[1]	ε	2	—	—	µs	
	Wait time after PV-bit clear[1]	η	4	—	—	µs	
	Maximum programming count[1, 4, 5]	N	—	—	403	Times	

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Erase	Wait time after SWE-bit setting[1]	x	10	—	—	µs	
	Wait time after ESU-bit setting[1]	y	200	—	—	µs	
	Wait time after E-bit setting[1, 6]	z	5	—	10	ms	
	Wait time after E-bit clear[1]	α	10	—	—	µs	
	Wait time after ESU-bit clear[1]	β	10	—	—	µs	
	Wait time after EV-bit setting[1]	γ	20	—	—	µs	
	Wait time after dummy write[1]	ε	2	—	—	µs	
	Wait time after EV-bit clear[1]	η	5	—	—	µs	
	Maximum erase count[1, 6, 7]	N	—	—	120	Times	tE = 10 ms

Notes: *1 Set the times according to the program/erase algorithms.

*2 Programming time per 32 bytes (Shows the total period for which the P-bit in FLMCR1 is set. It does not include the programming verification time.)

*3 Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)

*4 Maximum programming time (tP (max) = wait time after P-bit setting (z) $\times$ maximum programming count (N))

Set the wait time after P-bit setting (z) to the minimum value of 150 µs when the write counter in the 32-byte write algorithm is between 1 and 4.

*5 Number of times when the wait time after P-bit setting (z) = 150 µs or 500 µs.

The number of writes should be set according to the actual set value of (z) to allow programming within the maximum programming time (tP).

*6 Maximum erase time (tE (max) = Wait time after E-bit setting (z) $\times$ maximum erase count (N))

*7 Number of times when the wait time after E-bit setting (z) = 10 ms.

The number of erases should be set according to the actual set value of z to allow erasing within the maximum erase time (tE).

578

HITACHI

23.3 Absolute Maximum Ratings (H8/3437SF Low-Voltage Version)

Table 23.16 lists the absolute maximum ratings.

Table 23.16 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply voltage	V_{CC}	- 0.3 to + 7.0	V
Input output Buffer for Supply voltage	$V_{CC}B$	- 0.3 to + 7.0	V
Input voltage (except port 7, P86, P97, PA7 to PA4)	V_{in}	- 0.3 to V_{CC} + 0.3	V
Input voltage (P86, P97, PA7 to PA4)	V_{in}	- 0.3 to $V_{CC}B$ + 0.3	V
Input voltage (Port 7)	V_{in}	- 0.3 to AV_{CC} + 0.3	V
Reference supply voltage	AV_{ref}	- 0.3 to AV_{CC} + 0.3	V
Analog supply voltage	AV_{CC}	- 0.3 to + 7.0	V
Analog input voltage	V_{AN}	- 0.3 to AV_{CC} + 0.3	V
Operating temperature	T_{opr}	- 20 to + 75	°C
Storage temperature	T_{stg}	- 55 to + 125	°C

Caution: Exceeding the absolute maximum ratings shown in table above can permanently destroy the chip.

HITACHI

23.4 Electrical Characteristics (H8/3437SF Low-Voltage Version)

23.4.1 DC Characteristics

Table 23.17 lists the DC characteristics. Table 23.18 gives the allowable current output values. Bus drive characteristics common listed in table 23.19.

Table 23.17 DC Characteristics

Conditions: V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V[*1], AV_{ref} = 3.0 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range specifications)

Item			Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	$P6_7$ to $P6_0$[*4], $\overline{KEYIN}_{15}$ to, $\overline{KEYIN}_8$, $\overline{IRQ}_2$ to $\overline{IRQ}_0$[*5], $\overline{IRQ}_7$ to $\overline{IRQ}_3$	(1)[*7]	V_T^-	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$	—	—	V	
			V_T^+	—	—	$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$		
			$V_T^+ - V_T^-$	0.2	—	—		
Input high voltage	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0, EXTAL, $\overline{NMI}$	(2)	V_{IH}	$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V	
	PA_7 to PA_0[*7] SCL, SDA			$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
	$P7_7$ to $P7_0$			$V_{CC} \times 0.7$	—	$AV_{CC} + 0.3$		
	All input pins other than (1) and (2) above[*7]			$V_{CC} \times 0.7$ $V_{CC}B \times 0.7$	—	$V_{CC} + 0.3$ $V_{CC}B + 0.3$		
Input low voltage[*4]	$\overline{RES}$, $\overline{STBY}$, MD_1, MD_0	(3)	V_{IL}	–0.3	—	$V_{CC} \times 0.1$	V	
	PA_7 to PA_0[*7] SCL, SDA			–0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$		
	All input pins other than (1) and (3) above[*7]			–0.3	—	$V_{CC} \times 0.15$ $V_{CC}B \times 0.15$		

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Output high voltage	All output pins (except $\overline{\text{RESO}}$)[*6, *7]	V_{OH}	$V_{CC} - 0.5$ $V_{CC}B - 0.5$	—	—	V	$I_{OH} = -200$ μA
			$V_{CC} - 1.0$ $V_{CC}B - 1.0$	—	—		$I_{OH} = -1$ mA
Output low voltage	All output pins (except $\overline{\text{RESO}}$)[*6]	V_{OL}	—	—	0.4	V	$I_{OL} = 0.8$ mA
	$P1_7$ to $P1_0$, $P2_7$ to $P2_0$		—	—	0.4		$I_{OL} = 1.6$ mA
	$\overline{\text{RESO}}$		—	—	0.4		$I_{OL} = 1.6$ mA
Input leakage current	$\overline{\text{RES}}$, $\overline{\text{STBY}}$	$\lvert I_{in} \rvert$	—	—	10.0	μA	Vin = 0.5 V to $V_{CC} - 0.5$ V
	$\overline{\text{NMI}}$, MD_1, MD_0		—	—	1.0		
	$P7_7$ to $P7_0$		—	—	1.0		Vin = 0.5 V to $AV_{CC} - 0.5$ V
Leakage current in three-state (off state)	Ports 1 to 6, 8, 9, A, B, $\overline{\text{RESO}}$[*7]	$\lvert I_{TSI} \rvert$	—	—	1.0	μA	Vin = 0.5 V to $V_{CC} - 0.5$ V, Vin = 0.5 V to $V_{CC}B - 0.5$ V
Input pull-up MOS current	Ports 1 to 3	$-I_P$	3	—	120	μA	Vin = 0 V, V_{CC} = 3.0 V to 3.6 V, $V_{CC}B$ = 3.0 V to 3.6 V
	Ports 6, A, B[*7]		30	—	250		
Input capacitance	$\overline{\text{STBY}}$, $\overline{\text{RES}}$ (4)	C_{in}	—	—	60	pF	Vin = 0 V, f = 1 MHz, Ta = 25°C
	$\overline{\text{NMI}}$, MD_1		—	—	50		
	PA_7 to PA_4, $P9_7$, $P8_6$		—	—	20		
	All input pins other than (4) above		—	—	15		

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Conditions
Current dissipation[*2]	Normal operation	I_{CC}	—	7	—	mA	f = 6 MHz, V_{CC} = 3.0 V to 3.6 V
			—	12	22		f = 10 MHz, V_{CC} = 3.0 V to 3.6 V
			—	25	—		f = 10 MHz, V_{CC} = 4.5 V to 5.5 V
	Sleep mode		—	5	—		f = 6 MHz, V_{CC} = 3.0 V to 3.6 V
			—	9	16		f = 10 MHz, V_{CC} = 3.0 V to 3.6 V
			—	18	—		f = 10 MHz, V_{CC} = 4.5 V to 5.5 V
	Standby modes[*3]		—	0.01	5.0	µA	Ta ≤ 50°C
			—	—	20.0		50°C < Ta
Analog supply current	During A/D conversion	AI_{CC}	—	1.2	2.0	mA	
	During A/D and D/A conversion		—	1.2	2.0		
	A/D and D/A conversion idle		—	0.01	5.0	µA	AV_{CC} = 2.0 V to 5.5 V
Reference supply current	During A/D conversion	AI_{ref}	—	0.3	0.6	mA	
	During A/D and D/A conversion		—	1.3	3.0		
	A/D and D/A conversion idle		—	0.01	5.0	µA	AV_{ref} = 2.0 V to 5.5 V

582

HITACHI

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Analog supply voltage[*1]	AV_{CC}	3.0	—	5.5	V	During operation
		2.0	—	5.5		While idle or when not in use
RAM standby voltage	V_{RAM}	2.0	—	—	V	

Notes: *1 Even when the A/D and D/A converters are not used, connect AV_{CC} to power supply V_{CC} and keep the applied voltage between 2.0 V and 5.5 V. At this time, make sure $AV_{ref} \leq AV_{CC}$.

*2 Current dissipation values assume that $V_{IH\,min} = V_{CC} - 0.5$ V, $V_{CC}B - 0.5$ V, $V_{IL\,max} = 0.5$ V, all output pins are in the no-load state, and all input pull-up transistors are off.

*3 For these values it is assumed that $V_{RAM} \leq V_{CC} < 3.0$ V and $V_{IH\,min} = V_{CC} \times 0.9$, $V_{CC}B \times 0.9$, $V_{IL\,max} = 0.3$ V.

*4 $P6_7$ to $P6_0$ include supporting module inputs multiplexed with them.

*5 $\overline{IRQ}_2$ includes $\overline{ADTRG}$ multiplexed with it.

*6 Applies when IICS = IICE = 0. The output low level is determined separately when the bus drive function is selected.

*7 The characteristics of PA_7 to PA_4, $\overline{KEYIN}_{15}$ to $\overline{KEYIN}_{12}$, $P9_7/\overline{WAIT}$, SDA, and $P8_6/\overline{IRQ}_5/SCK_1$, SCL depend on $V_{CC}B$; the characteristics of all other pins depend on V_{CC}.

HITACHI

Table 23.18 Allowable Output Current Values

Conditions: $V_{CC} = 3.0$ V to 5.5 V, $V_{CC}B = 3.0$ V to 5.5 V, $AV_{CC} = 3.0$ V to 5.5 V,
$AV_{ref} = 3.0$ V to AV_{CC}, $V_{SS} = AV_{SS} = 0$ V, Ta $= -20°C$ to $+75°C$ (regular
specifications), Ta $= -40°C$ to $+85°C$ (wide-range specifications)

Item		Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	SCL, SDA, PA$_4$ to PA$_7$ (bus drive selection)	I_{OL}	—	—	10	mA
	Ports 1 and 2		—	—	2	
	$\overline{RESO}$		—	—	1	
	Other output pins		—	—	1	
Allowable output low current (total)	Ports 1 and 2, total	ΣI_{OL}	—	—	40	mA
	Total of all output		—	—	60	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	—	2	mA
Allowable output high current (total)	Total of all output	$\Sigma -I_{OH}$	—	—	30	mA

Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current values in table 23.19. In particular, when driving a darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 23.4 and 23.5.


Figure 23.4   Example of Circuit for Driving a Darlington Transistor (5-V Version)

HITACHI

Figure 23.5   Example of Circuit for Driving an LED (5-V Version)

Table 23.19 Bus Drive Characteristics

Conditions: $V_{CC} = 3.0$ V to 5.5 V, $V_{SS} = 0$ V, Ta = –20°C to +75°C

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Output low level voltage	SCL, SDA PA$_4$ to PA$_7$ (bus drive selection)	V_{OL}	—	—	0.5	V	$V_{CC}B = 5$ V ±10% $I_{OL} = 16$ mA
			—	—	0.5		$V_{CC}B = 3.0$ V to 5.5 V $I_{OL} = 8$ mA
			—	—	0.4		$V_{CC}B = 3.0$ V to 5.5 V $I_{OL} = 3$ mA

23.4.2   AC Characteristics

The AC characteristics are listed in four tables. Bus timing parameters are given in table 23.20, control signal timing parameters in table 23.21, timing parameters of the on-chip supporting modules in table 23.22, I²C bus timing parameters in table 23.23, and external clock output stabilization delay time in table 23.24.

585

HITACHI

Table 23.20 Bus Timing

Conditions: V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75°C (regular specifications), Ta = –40 to +85°C (wide-range specifications)

Item	Symbol	Condition 10MHz Min	Condition 10MHz Max	Unit	Test Conditions
Clock cycle time	t_{cyc}	100	500	ns	Fig. 23.7
Clock pulse width low	t_{CL}	30	—	ns	
Clock pulse width high	t_{CH}	30	—	ns	
Clock rise time	t_{Cr}	—	20	ns	
Clock fall time	t_{Cf}	—	20	ns	
Address delay time	t_{AD}	—	50	ns	
Address hold time	t_{AH}	20	—	ns	
Address strobe delay time	t_{ASD}	—	50	ns	
Write strobe delay time	t_{WSD}	—	50	ns	
Strobe delay time	t_{SD}	—	50	ns	
Write strobe pulse width*	t_{WSW}	110	—	ns	
Address setup time 1*	t_{AS1}	15	—	ns	
Address setup time 2*	t_{AS2}	65	—	ns	
Read data setup time	t_{RDS}	35	—	ns	
Read data hold time*	t_{RDH}	0	—	ns	
Read data access time*	t_{ACC}	—	170	ns	
Write data delay time	t_{WDD}	—	75	ns	
Write data setup time	t_{WDS}	5	—	ns	
Write data hold time	t_{WDH}	20	—	ns	
Wait setup time	t_{WTS}	40	—	ns	Fig. 23.8
Wait hold time	t_{WTH}	10	—	ns	

Note: * Values at maximum operating frequency

HITACHI

Table 23.21 Control Signal Timing

Conditions: $V_{CC} = 3.0$ V to 5.5 V, $V_{CC}B = 3.0$ V to 5.5 V, $V_{SS} = 0$ V, $\phi = 2.0$ MHz to maximum operating frequency, Ta = –20°C to +75°C (regular specifications), Ta = –40 to +85°C (wide-range specifications)

Item	Symbol	Condition 10MHz Min	Max	Unit	Test Conditions
$\overline{RES}$ setup time	t_{RESS}	300	—	ns	Fig. 23.9
$\overline{RES}$ pulse width	t_{RESW}	10	—	t_{cyc}	
$\overline{RESO}$ output delay time	t_{RESD}	—	200	ns	Fig. 23.25
$\overline{RESO}$ output pulse width	t_{RESOW}	132	—	t_{cyc}	
$\overline{NMI}$ setup time ($\overline{NMI}$, $\overline{IRQ_0}$ to $\overline{IRQ_7}$)	t_{NMIS}	300	—	ns	Fig. 23.10
$\overline{NMI}$ hold time ($\overline{NMI}$, $\overline{IRQ_0}$ to $\overline{IRQ_7}$)	t_{NMIH}	10	—	ns	
Interrupt pulse width for recovery from software standby mode ($\overline{NMI}$, $\overline{IRQ_0}$ to $\overline{IRQ_2}$, $\overline{IRQ_6}$)	t_{NMIW}	300	—	ns	
Crystal oscillator settling time (reset)	t_{OSC1}	20	—	ms	Fig. 23.11
Crystal oscillator settling time (software standby)	t_{OSC2}	8	—	ms	Fig. 23.12

Measurement Conditions for AC Characteristics

C = 90 pF: Ports 1–4, 6, 9, A, B
     30 pF: Ports 5, 8
R_L = 2.4 kΩ
R_H = 12 kΩ

Input/output timing measurement levels
   Low: 0.8 V
   High: 2.0 V

Figure 23.6 Measurement Conditions for A/C Characteristics

587

HITACHI

Table 23.22 Timing Conditions of On-Chip Supporting Modules

Conditions: V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, V_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20˚C to +75˚C (regular specifications), Ta = –40 to +85˚C (wide-range specifications)

Item			Symbol	Condition 10MHz Min	Max	Unit	Test Conditions
FRT	Timer output delay time		t_{FTOD}	—	150	ns	Fig. 23.13
	Timer input setup time		t_{FTIS}	80	—	ns	
	Timer clock input setup time		t_{FTCS}	80	—	ns	Fig. 23.14
	Timer clock pulse width		t_{FTCWH}	1.5	—	t_{cyc}	
			t_{FTCWL}				
TMR	Timer output delay time		t_{TMOD}	—	150	ns	Fig. 23.15
	Timer reset input setup time		t_{TMRS}	80	—	ns	Fig. 23.17
	Timer clock input setup time		t_{TMCS}	80	—	ns	Fig. 23.16
	Timer clock pulse width (single edge)		t_{TMCWH}	1.5	—	t_{cyc}	
	Timer clock pulse width (both edges)		t_{TMCWL}	2.5	—	t_{cyc}	
PWM	Timer output delay time		t_{PWOD}	—	150	ns	Fig. 23.18
SCI	Input clock cycle	(Async)	t_{Scyc}	4	—	t_{cyc}	Fig. 23.19
		(Sync)		6	—	t_{cyc}	
	Transmit data delay time (Sync)		t_{TXD}	—	200	ns	
	Receive data setup time (Sync)		t_{RXS}	150	—	ns	
	Receive data hold time (Sync)		t_{RXH}	150	—	ns	
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}	Fig. 23.20
Ports	Output data delay time		t_{PWD}	—	150	ns	Fig. 23.21
	Input data setup time		t_{PRS}	80	—	ns	
	Input data hold time		t_{PRH}	80	—	ns	
HIF read cycle	$\overline{CS}/HA_0$ setup time		t_{HAR}	10	—	ns	Fig. 23.22
	$\overline{CS}/HA_0$ hold time		t_{HRA}	10	—	ns	
	$\overline{IOR}$ pulse width		t_{HRPW}	220	—	ns	
	HDB delay time		t_{HRD}	—	200	ns	
	HDB hold time		t_{HRF}	0	40	ns	
	HIRQ delay time		t_{HIRQ}	—	200	ns	

588

HITACHI

Item		Symbol	Min	Max	Unit	Test Conditions
HIF write cycle	$\overline{CS}$/HA$_0$ setup time	t_{HAW}	10	—	ns	Fig. 23.23
	$\overline{CS}$/HA$_0$ hold time	t_{HWA}	10	—	ns	
	$\overline{IOW}$ pulse width	t_{HWPW}	100	—	ns	
	HDB setup time — High-speed GATE A$_{20}$ not used	t_{HDW}	50	—	ns	
	HDB setup time — High-speed GATE A$_{20}$ used		85	—		
	HDB hold time	t_{HWD}	25	—	ns	
	GA$_{20}$ delay time	t_{HGA}	—	180	ns	

589

HITACHI

Table 23.23   I²C Bus Timing

Conditions: V_{CC} = 3.0 V to 5.5 V, V_{CC}B = 3.0 V to 5.5 V, V_{SS} = 0 V, Ta = –20°C to +75°C
(regular specifications), Ta = –40 to +85˚C (wide-range specifications),
ø = 5 MHz to maximum operating frequency

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Note
SCL clock cycle time	t_{SCL}	12 t_{cyc}	—	—	ns		Fig. 23.24
SCL clock high pulse width	t_{SCLH}	3 t_{cyc}	—	—	ns		
SCL clock low pulse width	t_{SCLL}	5 t_{cyc}	—	—	ns		
SCL and SDA rise time	t_{Sr}	—	—	1000	ns	Normal mode 100 kbits/s (max)	
		20 + 0.1C_b	—	300		High-speed mode 400 kbits/s (max)	
SCL and SDA fall time	t_{Sf}	—	—	300	ns	Normal mode 100 kbits/s (max)	
		20 + 0.1C_b	—	300		High-speed mode 400 kbits/s (max)	
SDA bus-free time	t_{BUF}	5 t_{cyc}	—	—	ns		
SCL start condition hold time	t_{STAH}	3 t_{cyc}	—	—	ns		
SCL resend start condition setup time	t_{STAS}	3 t_{cyc}	—	—	ns		
SDA stop condition setup time	t_{STOS}	3 t_{cyc}	—	—	ns		
SDA data setup time	t_{SDAS}	0.5 t_{cyc}	—	—	ns		
SDA data hold time	t_{SDAH}	0	—	—	ns		
SDA load capacitance	C_b	—	—	400	pF		

HITACHI

Table 23.24   External Clock Output Stabilization Delay Time

Conditions: V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, V_{SS} = AV_{SS} = 0 V,
Ta = –40°C to +85°C

Item	Symbol	Min	Max	Unit	Notes
External clock output stabilization delay time	t_{DEXT}*	500	—	µs	Figure 23.26

Note: * t_{DEXT} includes a 10 t_{cyc} $\overline{RES}$ pulse width (t_{RESW}).

23.4.3   A/D Converter Characteristics

Table 23.25 lists the characteristics of the on-chip A/D converter.

Table 23.25   A/D Converter Characteristics

Conditions: V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V,
AV_{ref} = 3.0 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating
frequency, Ta = –20 to +75°C (regular specifications), Ta = –40 to +85°C (wide-
range specifications)

Item	Condition 10 MHz			Unit
	Min	Typ	Max	
Resolution	10	10	10	Bits
Conversion (single mode)*	—	—	13.4	µs
Analog input capacitance	—	—	20	pF
Allowable signal source impedance	—	—	5	kΩ
Nonlinearity error	—	—	±6.0	LSB
Offset error	—	—	±4.0	LSB
Full-scale error	—	—	±4.0	LSB
Quantizing error	—	—	±0.5	LSB
Absolute accuracy	—	—	±8.0	LSB

Note: * Values at maximum operating frequency

HITACHI

591

23.4.4 D/A Converter Characteristics

Table 23.26 lists the characteristics of the on-chip D/A converter.

Table 23.26   D/A Converter Characteristics

Conditions: V_{CC} = 3.0 V to 5.5 V, $V_{CC}B$ = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, AV_{ref} = 3.0 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, ø = 2.0 MHz to maximum operating frequency, Ta = –20 to +75˚C (regular specifications), Ta = –40 to +85˚C (wide-range specifications)

| | Condition | | | | |
| | 10 MHz | | | | |
Item	Min	Typ	Max	Unit	Test Conditions
Resolution	8	8	8	Bits	
Conversion time (settling time)	—	—	10.0	µs	30 pF load capacitance
Absolute accuracy	—	±2.0	±3.0	LSB	2 MΩ load resistance
	—	—	±2.0	LSB	4 MΩ load resistance

HITACHI

23.4.5 Flash Memory Characteristics

Table 23.27 shows the flash memory characteristics.

Table 23.27 Flash Memory Characteristics

Conditions: V_{CC} = 3.0 V to 3.6 V, $V_{CC}B$ = 3.0 V to 3.6 V, AV_{CC} = 3.0 V to 3.6 V, V_{SS} = AV_{SS} = 0 V, AV_{ref} = 3.0 to AV_{CC}, T_a = 0 to +75°C (programming/erasing operation temperature), Ta = 0 to +85°C

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Programming time[1, 2, 4]		tP	—	10	200	ms/ 32 bytes	
Erase time[1, 3, 5]		tE	—	100	1200	ms/ block	
Reprogramming count		N_{WEC}	—	—	100	Times	
Programming	Wait time after SWE-bit setting[1]	x	10	—	—	μs	
	Wait time after PSU-bit setting[1]	y	50	—	—	μs	
	Wait time after P-bit setting[1, 4]	z	150	—	500	μs	
	Wait time after P-bit clear[1]	α	10	—	—	μs	
	Wait time after PSU-bit clear[1]	β	10	—	—	μs	
	Wait time after PV-bit setting[1]	γ	4	—	—	μs	
	Wait time after dummy write[1]	ε	2	—	—	μs	
	Wait time after PV-bit clear[1]	η	4	—	—	μs	
	Maximum programming count[1, 4, 5]	N	—	—	403	Times	

HITACHI

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Erase	Wait time after SWE-bit setting[1]	x	10	—	—	µs	
	Wait time after ESU-bit setting[1]	y	200	—	—	µs	
	Wait time after E-bit setting[1, 6]	z	5	—	10	ms	
	Wait time after E-bit clear[1]	α	10	—	—	µs	
	Wait time after ESU-bit clear[1]	β	10	—	—	µs	
	Wait time after EV-bit setting[1]	γ	20	—	—	µs	
	Wait time after dummy write[1]	ε	2	—	—	µs	
	Wait time after EV-bit clear[1]	η	5	—	—	µs	
	Maximum erase count[1, 6, 7]	N	—	—	120	Times	$tE = 10$ ms

Notes: *1 Set the times according to the program/erase algorithms.

*2 Programming time per 32 bytes (Shows the total period for which the P-bit in FLMCR1 is set. It does not include the programming verification time.)

*3 Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)

*4 Maximum programming time (tP (max) = wait time after P-bit setting (z) × maximum programming count (N))

Set the wait time after P-bit setting (z) to the minimum value of 150 µs when the write counter in the 32-byte write algorithm is between 1 and 4.

*5 Number of times when the wait time after P-bit setting (z) = 150 µs or 500 µs.

The number of writes should be set according to the actual set value of (z) to allow programming within the maximum programming time (tP).

*6 Maximum erase time (tE (max) = Wait time after E-bit setting (z) × maximum erase count (N))

*7 Number of times when the wait time after E-bit setting (z) = 10 ms.

The number of erases should be set according to the actual set value of z to allow erasing within the maximum erase time (tE).

594

HITACHI

23.5   MCU Operational Timing

This section provides the following timing charts:

23.5.1   Bus Timing

(1) Basic Bus Cycle (without Wait States) in Expanded Modes

Figure 23.7   Basic Bus Cycle (without Wait States) in Expanded Modes

595

HITACHI

(2) Basic Bus Cycle (with 1 Wait State) in Expanded Modes

Figure 23.8   Basic Bus Cycle (with 1 Wait State) in Expanded Modes

23.5.2   Control Signal Timing

(1) Reset Input Timing

Figure 23.9   Reset Input Timing

HITACHI

(2) Interrupt Input Timing

Figure 23.10   Interrupt Input Timing

(3) Clock Settling Timing

Figure 23.11   Clock Settling Timing

HITACHI

597

(4) Clock Settling Timing for Recovery from Software Standby Mode

Figure 23.12   Clock Settling Timing for Recovery from Software Standby Mode

23.5.3   16-Bit Free-Running Timer Timing

(1) Free-Running Timer Input/Output Timing

Figure 23.13   Free-Running Timer Input/Output Timing

HITACHI

(2) External Clock Input Timing for Free-Running Timer

Figure 23.14   External Clock Input Timing for Free-Running Timer

23.5.4   8-Bit Timer Timing

(1) 8-Bit Timer Output Timing

Figure 23.15   8-Bit Timer Output Timing

(2) 8-Bit Timer Clock Input Timing

Figure 23.16   8-Bit Timer Clock Input Timing

HITACHI

(3) 8-Bit Timer Reset Input Timing

Figure 23.17   8-Bit Timer Reset Input Timing

23.5.5   Pulse Width Modulation Timer Timing

Figure 23.18   PWM Timer Output Timing

600

HITACHI

23.5.6 Serial Communication Interface Timing

(1) SCI Input/Output Timing

Figure 23.19   SCI Input/Output Timing (Synchronous Mode)

(2) SCI Input Clock Timing

Figure 23.20   SCI Input Clock Timing

HITACHI

23.5.7 I/O Port Timing

Figure 23.21 I/O Port Input/Output Timing

23.5.8 Host Interface Timing

(1) Host Interface Read Timing

Figure 23.22 Host Interface Read Timing

HITACHI

(2) Host Interface Write Timing

Figure 23.23   Host Interface Write Timing

23.5.9   I²C Bus Timing (Option)

Note: * Conditions S, P, and Sr are defined as follows:

      S: Start condition
      P: Stop condition
      Sr: Resend "start" condition

Figure 23.24   I²C Bus Interface I/O Timing

603

HITACHI

23.5.10 Reset Output Timing

Figure 23.25 Reset Output Timing

23.5.11 External Clock Output Timing

Note: * t_{DEXT} includes a 10 t_{cyc} $\overline{RES}$ pulse width (t_{RESW}).

Figure 23.26 External Clock Output Stabilization Delay Time

HITACHI

A.1   Instruction Set List

Operation Notation

Rd8/16	General register (destination) (8 or 16 bits)
Rs8/16	General register (source) (8 or 16 bits)
Rn8/16	General register (8 or 16 bits)
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#xx:3/8/16	Immediate data (3, 8, or 16 bits)
d:8/16	Displacement (8 or 16 bits)
@aa:8/16	Absolute address (8 or 16 bits)
+	Addition
−	Subtraction
×	Multiplication
÷	Division
∧	Logical AND
∨	Logical OR
⊕	Exclusive logical OR
→	Move
‾	NOT (logical complement)

Condition Code Notation

↕	Modified according to the instruction result
∗	Undetermined (unpredictable)
0	Always cleared to 0
—	Not affected by the instruction result

HITACHI

Table A.1   Instruction Set

Mnemonic	Operand Size	Operation	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@–Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	C	No. of States
MOV.B #xx:8, Rd	B	#xx:8 → Rd8	2									—	—	↕	↕	0	—	2
MOV.B Rs, Rd	B	Rs8 → Rd8		2								—	—	↕	↕	0	—	2
MOV.B @Rs, Rd	B	@Rs16 → Rd8			2							—	—	↕	↕	0	—	4
MOV.B @(d:16, Rs), Rd	B	@(d:16, Rs16) → Rd8				4						—	—	↕	↕	0	—	6
MOV.B @Rs+, Rd	B	@Rs16 → Rd8 Rs16+1 → Rs16					2					—	—	↕	↕	0	—	6
MOV.B @aa:8, Rd	B	@aa:8 → Rd8						2				—	—	↕	↕	0	—	4
MOV.B @aa:16, Rd	B	@aa:16 → Rd8						4				—	—	↕	↕	0	—	6
MOV.B Rs, @Rd	B	Rs8 → @Rd16			2							—	—	↕	↕	0	—	4
MOV.B Rs, @(d:16, Rd)	B	Rs8 → @(d:16, Rd16)				4						—	—	↕	↕	0	—	6
MOV.B Rs, @–Rd	B	Rd16–1 → Rd16 Rs8 → @Rd16					2					—	—	↕	↕	0	—	6
MOV.B Rs, @aa:8	B	Rs8 → @aa:8						2				—	—	↕	↕	0	—	4
MOV.B Rs, @aa:16	B	Rs8 → @aa:16						4				—	—	↕	↕	0	—	6
MOV.W #xx:16, Rd	W	#xx:16 → Rd	4									—	—	↕	↕	0	—	4
MOV.W Rs, Rd	W	Rs16 → Rd16		2								—	—	↕	↕	0	—	2
MOV.W @Rs, Rd	W	@Rs16 → Rd16			2							—	—	↕	↕	0	—	4
MOV.W @(d:16, Rs), Rd	W	@(d:16, Rs16) → Rd16				4						—	—	↕	↕	0	—	6
MOV.W @Rs+, Rd	W	@Rs16 → Rd16 Rs16+2 → Rs16					2					—	—	↕	↕	0	—	6
MOV.W @aa:16, Rd	W	@aa:16 → Rd16						4				—	—	↕	↕	0	—	6
MOV.W Rs, @Rd	W	Rs16 → @Rd16			2							—	—	↕	↕	0	—	4
MOV.W Rs, @(d:16, Rd)	W	Rs16 → @(d:16, Rd16)				4						—	—	↕	↕	0	—	6
MOV.W Rs, @–Rd	W	Rd16–2 → Rd16 Rs16 → @Rd16					2					—	—	↕	↕	0	—	6
MOV.W Rs, @aa:16	W	Rs16 → @aa:16						4				—	—	↕	↕	0	—	6
POP Rd	W	@SP → Rd16 SP+2 → SP					2					—	—	↕	↕	0	—	6
PUSH Rs	W	SP–2 → SP Rs16 → @SP					2					—	—	↕	↕	0	—	6

HITACHI

Mnemonic	Operand Size	Operation	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@–Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	C	No. of States
MOVFPE @aa:16, Rd	B	Not supported																
MOVTPE Rs, @aa:16	B	Not supported																
EEPMOV	—	if R4L≠0 then Repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4L−1 → R4L Until R4L=0 else next									4	—	—	—	—	—	—	(4)
ADD.B #xx:8, Rd	B	Rd8+#xx:8 → Rd8	2									—	↕	↕	↕	↕	↕	2
ADD.B Rs, Rd	B	Rd8+Rs8 → Rd8		2								—	↕	↕	↕	↕	↕	2
ADD.W Rs, Rd	W	Rd16+Rs16 → Rd16		2								—	(1)	↕	↕	↕	↕	2
ADDX.B #xx:8, Rd	B	Rd8+#xx:8 +C → Rd8	2									—	↕	↕	(2)	↕	↕	2
ADDX.B Rs, Rd	B	Rd8+Rs8 +C → Rd8		2								—	↕	↕	(2)	↕	↕	2
ADDS.W #1, Rd	W	Rd16+1 → Rd16		2								—	—	—	—	—	—	2
ADDS.W #2, Rd	W	Rd16+2 → Rd16		2								—	—	—	—	—	—	2
INC.B Rd	B	Rd8+1 → Rd8		2								—	—	↕	↕	↕	—	2
DAA.B Rd	B	Rd8 decimal adjust → Rd8		2								—	*	↕	↕	*	(3)	2
SUB.B Rs, Rd	B	Rd8−Rs8 → Rd8		2								—	↕	↕	↕	↕	↕	2
SUB.W Rs, Rd	W	Rd16−Rs16 → Rd16		2								—	(1)	↕	↕	↕	↕	2
SUBX.B #xx:8, Rd	B	Rd8−#xx:8 −C → Rd8	2									—	↕	↕	(2)	↕	↕	2
SUBX.B Rs, Rd	B	Rd8−Rs8 −C → Rd8		2								—	↕	↕	(2)	↕	↕	2
SUBS.W #1, Rd	W	Rd16−1 → Rd16		2								—	—	—	—	—	—	2
SUBS.W #2, Rd	W	Rd16−2 → Rd16		2								—	—	—	—	—	—	2
DEC.B Rd	B	Rd8−1 → Rd8		2								—	—	↕	↕	↕	—	2
DAS.B Rd	B	Rd8 decimal adjust → Rd8		2								—	*	↕	↕	*	—	2
NEG.B Rd	B	0−Rd8 → Rd8		2								—	↕	↕	↕	↕	↕	2
CMP.B #xx:8, Rd	B	Rd8−#xx:8	2									—	↕	↕	↕	↕	↕	2
CMP.B Rs, Rd	B	Rd8−Rs8		2								—	↕	↕	↕	↕	↕	2
CMP.W Rs, Rd	W	Rd16−Rs16		2								—	(1)	↕	↕	↕	↕	2
MULXU.B Rs, Rd	B	Rd8 × Rs8 → Rd16		2								—	—	—	—	—	—	14

607

HITACHI

Mnemonic	Operand Size	Operation	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@–Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	C	No. of States
DIVXU.B Rs, Rd	B	Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2								—	—	(6)	(7)	—	—	14
AND.B #xx:8, Rd	B	Rd8∧#xx:8 → Rd8	2									—	—	⇕	⇕	0	—	2
AND.B Rs, Rd	B	Rd8∧Rs8 → Rd8		2								—	—	⇕	⇕	0	—	2
OR.B #xx:8, Rd	B	Rd8∨#xx:8 → Rd8	2									—	—	⇕	⇕	0	—	2
OR.B Rs, Rd	B	Rd8∨Rs8 → Rd8		2								—	—	⇕	⇕	0	—	2
XOR.B #xx:8, Rd	B	Rd8⊕#xx:8 → Rd8	2									—	—	⇕	⇕	0	—	2
XOR.B Rs, Rd	B	Rd8⊕Rs8 → Rd8		2								—	—	⇕	⇕	0	—	2
NOT.B Rd	B	$\overline{Rd8}$ → Rd8		2								—	—	⇕	⇕	0	—	2
SHAL.B Rd	B	C ← [b7 … b0] ← 0		2								—	—	⇕	⇕	⇕	⇕	2
SHAR.B Rd	B	[b7 … b0] → C		2								—	—	⇕	⇕	0	⇕	2
SHLL.B Rd	B	C ← [b7 … b0] ← 0		2								—	—	⇕	⇕	0	⇕	2
SHLR.B Rd	B	0 → [b7 … b0] → C		2								—	—	0	⇕	0	⇕	2
ROTXL.B Rd	B	C ← [b7 … b0] ← C		2								—	—	⇕	⇕	0	⇕	2
ROTXR.B Rd	B	C → [b7 … b0] → C		2								—	—	⇕	⇕	0	⇕	2
ROTL.B Rd	B	C ← [b7 … b0] ←		2								—	—	⇕	⇕	0	⇕	2
ROTR.B Rd	B	→ [b7 … b0] → C		2								—	—	⇕	⇕	0	⇕	2

608

HITACHI

Mnemonic	Operand Size	Operation	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@–Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	C	No. of States
BSET #xx:3, Rd	B	(#xx:3 of Rd8) ← 1		2								—	—	—	—	—	—	2
BSET #xx:3, @Rd	B	(#xx:3 of @Rd16) ← 1			4							—	—	—	—	—	—	8
BSET #xx:3, @aa:8	B	(#xx:3 of @aa:8) ← 1						4				—	—	—	—	—	—	8
BSET Rn, Rd	B	(Rn8 of Rd8) ← 1		2								—	—	—	—	—	—	2
BSET Rn, @Rd	B	(Rn8 of @Rd16) ← 1			4							—	—	—	—	—	—	8
BSET Rn, @aa:8	B	(Rn8 of @aa:8) ← 1						4				—	—	—	—	—	—	8
BCLR #xx:3, Rd	B	(#xx:3 of Rd8) ← 0		2								—	—	—	—	—	—	2
BCLR #xx:3, @Rd	B	(#xx:3 of @Rd16) ← 0			4							—	—	—	—	—	—	8
BCLR #xx:3, @aa:8	B	(#xx:3 of @aa:8) ← 0						4				—	—	—	—	—	—	8
BCLR Rn, Rd	B	(Rn8 of Rd8) ← 0		2								—	—	—	—	—	—	2
BCLR Rn, @Rd	B	(Rn8 of @Rd16) ← 0			4							—	—	—	—	—	—	8
BCLR Rn, @aa:8	B	(Rn8 of @aa:8) ← 0						4				—	—	—	—	—	—	8
BNOT #xx:3, Rd	B	(#xx:3 of Rd8) ← ($\overline{\text{#xx:3 of Rd8}}$)		2								—	—	—	—	—	—	2
BNOT #xx:3, @Rd	B	(#xx:3 of @Rd16) ← ($\overline{\text{#xx:3 of @Rd16}}$)			4							—	—	—	—	—	—	8
BNOT #xx:3, @aa:8	B	(#xx:3 of @aa:8) ← ($\overline{\text{#xx:3 of @aa:8}}$)						4				—	—	—	—	—	—	8
BNOT Rn, Rd	B	(Rn8 of Rd8) ← ($\overline{\text{Rn8 of Rd8}}$)		2								—	—	—	—	—	—	2
BNOT Rn, @Rd	B	(Rn8 of @Rd16) ← ($\overline{\text{Rn8 of @Rd16}}$)			4							—	—	—	—	—	—	8
BNOT Rn, @aa:8	B	(Rn8 of @aa:8) ← ($\overline{\text{Rn8 of @aa:8}}$)						4				—	—	—	—	—	—	8
BTST #xx:3, Rd	B	($\overline{\text{#xx:3 of Rd8}}$) → Z		2								—	—	—	↕	—	—	2
BTST #xx:3, @Rd	B	($\overline{\text{#xx:3 of @Rd16}}$) → Z			4							—	—	—	↕	—	—	6
BTST #xx:3, @aa:8	B	($\overline{\text{#xx:3 of @aa:8}}$) → Z						4				—	—	—	↕	—	—	6
BTST Rn, Rd	B	($\overline{\text{Rn8 of Rd8}}$) → Z		2								—	—	—	↕	—	—	2
BTST Rn, @Rd	B	($\overline{\text{Rn8 of @Rd16}}$) → Z			4							—	—	—	↕	—	—	6
BTST Rn, @aa:8	B	($\overline{\text{Rn8 of @aa:8}}$) → Z						4				—	—	—	↕	—	—	6

HITACHI

Mnemonic	Operand Size	Operation	Addressing Mode/Instruction Length									Condition Code						No. of States
			#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	C	
BLD #xx:3, Rd	B	(#xx:3 of Rd8) → C		2								—	—	—	—	—	↕	2
BLD #xx:3, @Rd	B	(#xx:3 of @Rd16) → C			4							—	—	—	—	—	↕	6
BLD #xx:3, @aa:8	B	(#xx:3 of @aa:8) → C						4				—	—	—	—	—	↕	6
BILD #xx:3, Rd	B	($\overline{\text{#xx:3 of Rd8}}$) → C		2								—	—	—	—	—	↕	2
BILD #xx:3, @Rd	B	($\overline{\text{#xx:3 of @Rd16}}$) → C			4							—	—	—	—	—	↕	6
BILD #xx:3, @aa:8	B	($\overline{\text{#xx:3 of @aa:8}}$) → C						4				—	—	—	—	—	↕	6
BST #xx:3, Rd	B	C → (#xx:3 of Rd8)		2								—	—	—	—	—	—	2
BST #xx:3, @Rd	B	C → (#xx:3 of @Rd16)			4							—	—	—	—	—	—	8
BST #xx:3, @aa:8	B	C → (#xx:3 of @aa:8)						4				—	—	—	—	—	—	8
BIST #xx:3, Rd	B	$\overline{\text{C}}$ → (#xx:3 of Rd8)		2								—	—	—	—	—	—	2
BIST #xx:3, @Rd	B	$\overline{\text{C}}$ → (#xx:3 of @Rd16)			4							—	—	—	—	—	—	8
BIST #xx:3, @aa:8	B	$\overline{\text{C}}$ → (#xx:3 of @aa:8)						4				—	—	—	—	—	—	8
BAND #xx:3, Rd	B	C∧(#xx:3 of Rd8) → C		2								—	—	—	—	—	↕	2
BAND #xx:3, @Rd	B	C∧(#xx:3 of @Rd16) → C			4							—	—	—	—	—	↕	6
BAND #xx:3, @aa:8	B	C∧(#xx:3 of @aa:8) → C						4				—	—	—	—	—	↕	6
BIAND #xx:3, Rd	B	C∧($\overline{\text{#xx:3 of Rd8}}$) → C		2								—	—	—	—	—	↕	2
BIAND #xx:3, @Rd	B	C∧($\overline{\text{#xx:3 of @Rd16}}$) → C			4							—	—	—	—	—	↕	6
BIAND #xx:3, @aa:8	B	C∧($\overline{\text{#xx:3 of @aa:8}}$) → C						4				—	—	—	—	—	↕	6
BOR #xx:3, Rd	B	C∨(#xx:3 of Rd8) → C		2								—	—	—	—	—	↕	2
BOR #xx:3, @Rd	B	C∨(#xx:3 of @Rd16) → C			4							—	—	—	—	—	↕	6
BOR #xx:3, @aa:8	B	C∨(#xx:3 of @aa:8) → C						4				—	—	—	—	—	↕	6
BIOR #xx:3, Rd	B	C∨($\overline{\text{#xx:3 of Rd8}}$) → C		2								—	—	—	—	—	↕	2
BIOR #xx:3, @Rd	B	C∨($\overline{\text{#xx:3 of @Rd16}}$) → C			4							—	—	—	—	—	↕	6
BIOR #xx:3, @aa:8	B	C∨($\overline{\text{#xx:3 of @aa:8}}$) → C						4				—	—	—	—	—	↕	6
BXOR #xx:3, Rd	B	C⊕(#xx:3 of Rd8) → C		2								—	—	—	—	—	↕	2
BXOR #xx:3, @Rd	B	C⊕(#xx:3 of @Rd16) → C			4							—	—	—	—	—	↕	6
BXOR #xx:3, @aa:8	B	C⊕(#xx:3 of @aa:8) → C						4				—	—	—	—	—	↕	6
BIXOR #xx:3, Rd	B	C⊕($\overline{\text{#xx:3 of Rd8}}$) → C		2								—	—	—	—	—	↕	2

HITACHI

Mnemonic	Operand Size	Operation	Branching Condition	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@–Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	C	No. of States
BIXOR #xx:3, @Rd	B	C⊕($\overline{\text{#xx:3 of @Rd16}}$) → C				4							—	—	—	—	—	↕	6
BIXOR #xx:3, @aa:8	B	C⊕($\overline{\text{#xx:3 of @aa:8}}$) → C							4				—	—	—	—	—	↕	6
BRA d:8 (BT d:8)	—	PC ← PC+d:8								2			—	—	—	—	—	—	4
BRN d:8 (BF d:8)	—	PC ← PC+2								2			—	—	—	—	—	—	4
BHI d:8	—	If condition is true then PC ← PC+d:8 else next;	C ∨ Z = 0							2			—	—	—	—	—	—	4
BLS d:8	—		C ∨ Z = 1							2			—	—	—	—	—	—	4
BCC d:8 (BHS d:8)	—		C = 0							2			—	—	—	—	—	—	4
BCS d:8 (BLO d:8)	—		C = 1							2			—	—	—	—	—	—	4
BNE d:8	—		Z = 0							2			—	—	—	—	—	—	4
BEQ d:8	—		Z = 1							2			—	—	—	—	—	—	4
BVC d:8	—		V = 0							2			—	—	—	—	—	—	4
BVS d:8	—		V = 1							2			—	—	—	—	—	—	4
BPL d:8	—		N = 0							2			—	—	—	—	—	—	4
BMI d:8	—		N = 1							2			—	—	—	—	—	—	4
BGE d:8	—		N⊕V = 0							2			—	—	—	—	—	—	4
BLT d:8	—		N⊕V = 1							2			—	—	—	—	—	—	4
BGT d:8	—		Z ∨ (N⊕V) = 0							2			—	—	—	—	—	—	4
BLE d:8	—		Z ∨ (N⊕V) = 1							2			—	—	—	—	—	—	4
JMP @Rn	—	PC ← Rn16				2							—	—	—	—	—	—	4
JMP @aa:16	—	PC ← aa:16							4				—	—	—	—	—	—	6
JMP @@aa:8	—	PC ← @aa:8									2		—	—	—	—	—	—	8
BSR d:8	—	SP–2 → SP PC → @SP PC ← PC+d:8								2			—	—	—	—	—	—	6
JSR @Rn	—	SP–2 → SP PC → @SP PC ← Rn16				2							—	—	—	—	—	—	6
JSR @aa:16	—	SP–2 → SP PC → @SP PC ← aa:16							4				—	—	—	—	—	—	8

HITACHI

Mnemonic	Operand Size	Operation	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@–Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	C	No. of States
JSR @@aa:8	—	SP–2 → SP PC → @SP PC ← @aa:8								2		—	—	—	—	—	—	8
RTS	—	PC ← @SP SP+2 → SP									2	—	—	—	—	—	—	8
RTE	—	CCR ← @SP SP+2 → SP PC ← @SP SP+2 → SP									2	↕	↕	↕	↕	↕	↕	10
SLEEP	—	Transit to sleep mode.									2	—	—	—	—	—	—	2
LDC #xx:8, CCR	B	#xx:8 → CCR	2									↕	↕	↕	↕	↕	↕	2
LDC Rs, CCR	B	Rs8 → CCR		2								↕	↕	↕	↕	↕	↕	2
STC CCR, Rd	B	CCR → Rd8		2								—	—	—	—	—	—	2
ANDC #xx:8, CCR	B	CCR∧#xx:8 → CCR	2									↕	↕	↕	↕	↕	↕	2
ORC #xx:8, CCR	B	CCR∨#xx:8 → CCR	2									↕	↕	↕	↕	↕	↕	2
XORC #xx:8, CCR	B	CCR⊕#xx:8 → CCR	2									↕	↕	↕	↕	↕	↕	2
NOP	—	PC ← PC+2									2	—	—	—	—	—	—	2

Notes: The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory.

(1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.

(2) If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0.

(3) Set to 1 if decimal adjustment produces a carry; otherwise cleared to 0.

(4) The number of states required for execution is 4n+8 (n = value of R4L).

(5) These instructions are not supported by the H8/3437 Series.

(6) Set to 1 if the divisor is negative; otherwise cleared to 0.

(7) Set to 1 if the divisor is 0; otherwise cleared to 0.

612

HITACHI

A.2   Operation Code Map

Table A.2 is a map of the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).

Some pairs of instructions have identical first bytes. These instructions are differentiated by the first bit of the second byte (bit 7 of the first instruction word).

Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0.
Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.

HITACHI

613

Table A.2   Operation Code Map

High \ Low	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	SLEEP	STC	LDC	ORC	XORC	ANDC	LDC	ADD	ADD	INC	ADDS	MOV	MOV	ADDX	DAA
1	SHLL / SHAL	SHLR / SHAR	ROTXL / ROTL	ROTXR / ROTR	OR	XOR	AND	NOT / NEG	SUB	SUB	DEC	SUBS	CMP	CMP	SUBX	DAS
2	MOV															
3	MOV															
4	BRA*2	BRN*2	BHI	BLS	BCC*2	BCS*2	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
5	MULXU	DIVXU			RTS	BSR	RTE				JMP				JSR	
6	BSET	BNOT	BCLR	BTST	BOR / BIOR	BXOR / BIXOR	BAND / BIAND	BST / BIST		MOV			Bit manipulation instructions			
7	BSET	BNOT	BCLR	BTST	BOR / BIOR	BXOR / BIXOR	BAND / BIAND	BLD / BILD	MOV	MOV		EEPMOV	Bit manipulation instructions			
8	ADD															
9	ADDX															
A	CMP															
B	SUBX															
C	OR															
D	XOR															
E	AND															
F	MOV															

Notes: *1 The MOVFPE and MOVTPE instructions are identical to MOV instructions in the first byte and first bit of the second byte (bits 15 to 7 of the instruction word).
The PUSH and POP instructions are identical in machine language to MOV instructions.

*2 The BT, BF, BHS, and BLO instructions are identical in machine language to BRA, BRN, BCC, and BCS, respectively.

614

HITACHI

A.3 Number of States Required for Execution

The tables below can be used to calculate the number of states required for instruction execution. Table A.3 indicates the number of states required for each cycle (instruction fetch, branch address read, stack operation, byte data access, word data access, internal operation). Table A.4 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows:

$$\text{Execution states} = I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$$

Examples: Mode 1 (on-chip ROM disabled), stack located in external memory, 1 wait state inserted in external memory access.

1. BSET #0, @FFC7

   From table A.4: $I = L = 2$, $\quad J = K = M = N = 0$

   From table A.3: $S_I = 8$, $\quad S_L = 3$

   Number of states required for execution: $2 \times 8 + 2 \times 3 = 22$

2. JSR @@30

   From table A.4: $I = 2$, $\quad J = K = 1$, $\quad L = M = N = 0$

   From table A.3: $S_I = S_J = S_K = 8$

   Number of states required for execution: $2 \times 8 + 1 \times 8 + 1 \times 8 = 32$

Table A.3 Number of States Taken by Each Cycle in Instruction Execution

Execution Status (Instruction Cycle)		Access Location		
		On-Chip Memory	On-Chip Reg. Field	External Memory
Instruction fetch	S_I	2	6	6 + 2m
Branch address read	S_J			
Stack operation	S_K			
Byte data access	S_L		3	3 + m
Word data access	S_M		6	6 + 2m
Internal operation	S_N	1	1	1

Notes: m: Number of wait states inserted in access to external device.

HITACHI

Table A.4   Number of Cycles in Each Instruction

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W Rs, Rd	1					
ADDS	ADDS.W #1/2, Rd	1					
ADDX	ADDX.B #xx:8, Rd	1					
	ADDX.B Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @Rd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @Rd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @Rd	2			2		
	BCLR Rn, @aa:8	2			2		

616

HITACHI

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @Rd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @Rd	2			1		
	BILD #xx:3, @aa:8	2			1		
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @Rd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @Rd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @Rd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @Rd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @Rd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @Rd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @Rd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @Rd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @Rd	2			2		
	BSET Rn, @aa:8	2			2		

HITACHI

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BSR	BSR d:8	2		1			
BST	BST #xx:3, Rd	1					
	BST #xx:3, @Rd	2			2		
	BST #xx:3, @aa:8	2			2		
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @Rd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @Rd	2			1		
	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @Rd	2			1		
	BXOR #xx:3, @aa:8	2			1		
CMP	CMP.B #xx:8, Rd	1					
	CMP.B Rs, Rd	1					
	CMP.W Rs, Rd	1					
DAA	DAA.B Rd	1					
DAS	DAS.B Rd	1					
DEC	DEC.B Rd	1					
DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV	EEPMOV	2			2n+2*		1
INC	INC.B Rd	1					
JMP	JMP @Rn	2					
	JMP @aa:16	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @Rn	2		1			
	JSR @aa:16	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					

618

HITACHI

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @Rs, Rd	1			1		
	MOV.B @(d:16,Rs), Rd	2			1		
	MOV.B @Rs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B Rs, @Rd	1			1		
	MOV.B Rs, @(d:16, Rd)	2			1		
	MOV.B Rs, @–Rd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @Rs, Rd	1				1	
	MOV.W @(d:16, Rs), Rd	2				1	
	MOV.W @Rs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W Rs, @Rd	1				1	
	MOV.W Rs, @(d:16, Rd)	2				1	
	MOV.W Rs, @–Rd	1				1	2
	MOV.W Rs, @aa:16	2				1	
MOVFPE	MOVFPE @aa:16, Rd	Not supported					
MOVTPE	MOVTPE.Rs, @aa:16	Not supported					
MULXU	MULXU.Rs, Rd	1					12
NEG	NEG.B Rd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					

619

HITACHI

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
ORC	ORC #xx:8, CCR	1					
POP	POP Rd	1				1	2
PUSH	PUSH Rd	1				1	2
ROTL	ROTL.B Rd	1					
ROTR	ROTR.B Rd	1					
ROTXL	ROTXL.B Rd	1					
ROTXR	ROTXR.B Rd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
SHAR	SHAR.B Rd	1					
SHLL	SHLL.B Rd	1					
SHLR	SHLR.B Rd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUBS	SUBS.W #1/2, Rd	1					
SUBX	SUBX.B #xx:8, Rd	1					
	SUBX.B Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
XORC	XORC #xx:8, CCR	1					

Notes: All values left blank are zero.

* n: Initial value in R4L. Source and destination are accessed n + 1 times each.

HITACHI

B.1   Addresses

Addr. (Last Byte)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'80	FLMCR [*1, *2]	V_{PP}	—	—	—	EV	PV	E	P	Flash memory or external addresses (in expanded modes)
	FLMCR1[*3]	FWE	SWE	—	—	EV	PV	E	P	
H'81	FLMCR2[*3]	FLER	—	—	—	—	—	ESU	PSU	
H'82[*4]	EBR1[*1]	—	—	—	—	LB3	LB2	LB1	LB0	
	EBR1[*2]	LB7	LB6	LB5	LB4	LB3	LB2	LB1	LB0	
H'83	EBR2[*1, *2]	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0	
	EBR2[*3]	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
H'84										
H'85										
H'86										
H'87										
H'88	SMR	$C/\overline{A}$	CHR	PE	$O/\overline{E}$	STOP	MP	CKS1	CKS0	SCI1
H'89	BRR									
H'8A	SCR	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'8B	TDR									
H'8C	SSR	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
H'8D	RDR									
H'8E										
H'8F										
H'90	TIER	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	—	FRT
H'91	TCSR	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA	
H'92	FRCH									
H'93	FRCL									
H'94	OCRAH									
	OCRBH									
H'95	OCRAL									
	OCRBL									
H'96	TCR	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0	
H'97	TOCR	—	—	—	OCRS	OEA	OEB	OLVLA	OLVLB	

621

HITACHI

Addr. (Last Byte)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
		Bit Names								
H'98	ICRAH									FRT
H'99	ICRAL									
H'9A	ICRBH									
H'9B	ICRBL									
H'9C	ICRCH									
H'9D	ICRCL									
H'9E	ICRDH									
H'9F	ICRDL									
H'A0	TCR	OE	OS	—	—	—	CKS2	CKS1	CKS0	PWM0
H'A1	DTR									
H'A2	TCNT									
H'A3	—	—	—	—	—	—	—	—	—	
H'A4	TCR	OE	OS	—	—	—	CKS2	CKS1	CKS0	PWM1
H'A5	DTR									
H'A6	TCNT									
H'A7	—	—	—	—	—	—	—	—	—	
H'A8	TCSR/ TCNT	OVF	WT/ $\overline{\text{IT}}$	TME	—	RST/ $\overline{\text{NMI}}$	CKS2	CKS1	CKS0	WDT
H'A9	TCNT									
H'AA	PAODR	PA_7	PA_6	PA_5	PA_4	PA_3	PA_2	PA_1	PA_0	Port A
H'AB	PAPIN/ PADDR	$PA_7/$ PA_7DDR	$PA_6/$ PA_6DDR	$PA_5/$ PA_5DDR	$PA_4/$ PA_4DDR	$PA_3/$ PA_3DDR	$PA_2/$ PA_2DDR	$PA_1/$ PA_1DDR	$PA_0/$ PA_0DDR	
H'AC	P1PCR	$P1_7PCR$	$P1_6PCR$	$P1_5PCR$	$P1_4PCR$	$P1_3PCR$	$P1_2PCR$	$P1_1PCR$	$P1_0PCR$	Port 1
H'AD	P2PCR	$P2_7PCR$	$P2_6PCR$	$P2_5PCR$	$P2_4PCR$	$P2_3PCR$	$P2_2PCR$	$P2_1PCR$	$P2_0PCR$	Port 2
H'AE	P3PCR	$P3_7PCR$	$P3_6PCR$	$P3_5PCR$	$P3_4PCR$	$P3_3PCR$	$P3_2PCR$	$P3_1PCR$	$P3_0PCR$	Port 3
H'AF	—	—	—	—	—	—	—	—	—	—
H'B0	P1DDR	$P1_7DDR$	$P1_6DDR$	$P1_5DDR$	$P1_4DDR$	$P1_3DDR$	$P1_2DDR$	$P1_1DDR$	$P1_0DDR$	Port 1
H'B1	P2DDR	$P2_7DDR$	$P2_6DDR$	$P2_5DDR$	$P2_4DDR$	$P2_3DDR$	$P2_2DDR$	$P2_1DDR$	$P2_0DDR$	Port 2
H'B2	P1DR	$P1_7$	$P1_6$	$P1_5$	$P1_4$	$P1_3$	$P1_2$	$P1_1$	$P1_0$	Port 1
H'B3	P2DR	$P2_7$	$P2_6$	$P2_5$	$P2_4$	$P2_3$	$P2_2$	$P2_1$	$P2_0$	Port 2
H'B4	P3DDR	$P3_7DDR$	$P3_6DDR$	$P3_5DDR$	$P3_4DDR$	$P3_3DDR$	$P3_2DDR$	$P3_1DDR$	$P3_0DDR$	Port 3
H'B5	P4DDR	$P4_7DDR$	$P4_6DDR$	$P4_5DDR$	$P4_4DDR$	$P4_3DDR$	$P4_2DDR$	$P4_1DDR$	$P4_0DDR$	Port 4
H'B6	P3DR	$P3_7$	$P3_6$	$P3_5$	$P3_4$	$P3_3$	$P3_2$	$P3_1$	$P3_0$	Port 3
H'B7	P4DR	$P4_7$	$P4_6$	$P4_5$	$P4_4$	$P4_3$	$P4_2$	$P4_1$	$P4_0$	Port 4

HITACHI

Addr. (Last Byte)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'B8	P5DDR	—	—	—	—	—	$P5_2DDR$	$P5_1DDR$	$P5_0DDR$	Port 5
H'B9	P6DDR	$P6_7DDR$	$P6_6DDR$	$P6_5DDR$	$P6_4DDR$	$P6_3DDR$	$P6_2DDR$	$P6_1DDR$	$P6_0DDR$	Port 6
H'BA	P5DR	—	—	—	—	—	$P5_2$	$P5_1$	$P5_0$	Port 5
H'BB	P6DR	$P6_7$	$P6_6$	$P6_5$	$P6_4$	$P6_3$	$P6_2$	$P6_1$	$P6_0$	Port 6
H'BC	PBODR	PB_7	PB_6	PB_5	PB_4	PB_3	PB_2	PB_1	PB_0	Port B
H'BD	P8DDR/ PBPIN	—/ PB_7	$P8_6DDR/$ PB_6	$P8_5DDR/$ PB_5	$P8_4DDR/$ PB_4	$P8_3DDR/$ PB_3	$P8_2DDR/$ PB_2	$P8_1DDR/$ PB_1	$P8_0DDR/$ PB_0	Port 8/ Port B
H'BE	P7PIN/ PBDDR	$P7_7/$ PB_7DDR	$P7_6/$ PB_6DDR	$P7_5/$ PB_5DDR	$P7_4/$ PB_4DDR	$P7_3/$ PB_3DDR	$P7_2/$ PB_2DDR	$P7_1/$ PB_1DDR	$P7_0/$ PB_0DDR	Port 7/ Port B
H'BF	P8DR	—	$P8_6$	$P8_5$	$P8_4$	$P8_3$	$P8_2$	$P8_1$	$P8_0$	Port 8
H'C0	P9DDR	$P9_7DDR$	$P9_6DDR$	$P9_5DDR$	$P9_4DDR$	$P9_3DDR$	$P9_2DDR$	$P9_1DDR$	$P9_0DDR$	Port 9
H'C1	P9DR	$P9_7$	$P9_6$	$P9_5$	$P9_4$	$P9_3$	$P9_2$	$P9_1$	$P9_0$	
H'C2	WSCR	RAMS[*2]	RAM0[*2]	CKDBL	FLSHE[*3]	WMS1	WMS0	WC1	WC0	
H'C3	STCR	IICS	IICD	IICX	IICE	STAC	MPE	ICKS1	ICKS0	
H'C4	SYSCR	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME	
H'C5	MDCR	EXPE[*3]	—	—	—	—	—	MDS1	MDS0	
H'C6	ISCR	IRQ7SC	IRQ6SC	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC	
H'C7	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	
H'C8	TCR	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR0
H'C9	TCSR	CMFB	CMFA	OVF	—	OS3	OS2	OS1	OS0	
H'CA	TCORA									
H'CB	TCORB									
H'CC	TCNT									
H'CD	—	—	—	—	—	—	—	—	—	
H'CE	—	—	—	—	—	—	—	—	—	
H'CF	—	—	—	—	—	—	—	—	—	
H'D0	TCR	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR1
H'D1	TCSR	CMFB	CMFA	OVF	—	OS3	OS2	OS1	OS0	
H'D2	TCORA									
H'D3	TCORB									
H'D4	TCNT									
H'D5	—	—	—	—	—	—	—	—	—	
H'D6	—	—	—	—	—	—	—	—	—	
H'D7	—	—	—	—	—	—	—	—	—	

HITACHI

Addr. (Last Byte)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'D8	SMR	C/$\overline{\text{A}}$	CHR	PE	O/$\overline{\text{E}}$	STOP	MP	CKS1	CKS0	SCI0 and I^{2}C
	ICCR	ICE	IEIC	MST	TRS	ACK	CKS2	CKS1	CKS0	
H'D9	BRR									
	ICSR	BBSY	IRIC	SCP	—	AL	AAS	ADZ	ACKB	
H'DA	SCR	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'DB	TDR									
H'DC	SSR	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
H'DD	RDR									
H'DE	—	—	—	—	—	—	—	—	—	
	ICDR	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	
H'DF	—	—	—	—	—	—	—	—	—	
	ICMR/ SAR	MLS/ SVA6	WAIT/ SVA5	—/ SVA4	—/ SVA3	—/ SVA2	BC2/ SVA1	BC1/ SVA0	BC0/ FS	
H'E0	ADDRAH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D
H'E1	ADDRAL	AD1	AD0	—	—	—	—	—	—	
H'E2	ADDRBH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E3	ADDRBL	AD1	AD0	—	—	—	—	—	—	
H'E4	ADDRCH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E5	ADDRCL	AD1	AD0	—	—	—	—	—	—	
H'E6	ADDRDH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E7	ADDRDL	AD1	AD0	—	—	—	—	—	—	
H'E8	ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	
H'E9	ADCR	TRGE	—	—	—	—	—	—	—	
H'EA	—	—	—	—	—	—	—	—	—	
H'EB	—	—	—	—	—	—	—	—	—	
H'EC	—	—	—	—	—	—	—	—	—	—
H'ED	—	—	—	—	—	—	—	—	—	
H'EE	—	—	—	—	—	—	—	—	—	
H'EF	—	—	—	—	—	—	—	—	—	
H'F0	HICR	—	—	—	—	—	IBFIE2	IBFIE1	FGA20E	HIF
H'F1	KMIMR	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0	
H'F2	KMPCR	KM$_7$PCR	KM$_6$PCR	KM$_5$PCR	KM$_4$PCR	KM$_3$PCR	KM$_2$PCR	KM$_1$PCR	KM$_0$PCR	
H'F3	KMIMRA	KMIMR 15	KMIMR 14	KMIMR 13	KMIMR 12	KMIMR 11	KMIMR 10	KMIMR9	KMIMR8	

624

HITACHI

Addr. (Last Byte)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'F4	IDR1	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0	HIF1
H'F5	ODR1	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0	
H'F6	STR1	DBU	DBU	DBU	DBU	C/$\overline{\text{D}}$	DBU	IBF	OBF	
H'F7	—	—	—	—	—	—	—	—	—	
H'F8	DADR0									D/A
H'F9	DADR1									
H'FA	DACR	DAOE1	DAOE0	DAE	—	—	—	—	—	
H'FB	—	—	—	—	—	—	—	—	—	
H'FC	IDR2	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0	HIF2
H'FD	ODR2	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0	
H'FE	STR2	DBU	DBU	DBU	DBU	C/$\overline{\text{D}}$	DBU	IBF	OBF	
H'FF	—	—	—	—	—	—	—	—	—	

Notes: *1 Applies to H8/3434F only (32k on-chip dual-power-supply flash memory version).

*2 Applies to H8/3437F only (60k on-chip dual-power-supply flash memory version).

*3 Applies to H8/3437SF only (60k on-chip single-power-supply flash memory version).

*4 Do not use this address with single-power-supply flash memory.

FRT: Free-running timer
SCI1: Serial communication interface 1
PWM0: Pulse-width modulation timer channel 0
PWM1: Pulse-width modulation timer channel 1
WDT: Watchdog timer
TMR0: 8-bit timer channel 0
TMR1: 8-bit timer channel 1
A/D: Analog-to-digital converter
SCI0: Serial communication interface 0
I^2C: I^2C bus interface
HIF: Host interface

625

HITACHI

B.2 Function

Register name ——————

Abbreviation of register name

Address onto which register is mapped

TIER—Timer Interrupt Enable Register　　　　**H'FF90**　　　**FRT**

Name of on-chip supporting module

Bit No. —— Bit

7	6	5	4	3	2	1	0
ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	—

Initial value —— Initial value

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Read/Write

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | — |

Bit names (abbreviations). Bits marked "—" are reserved.

Type of access permitted

R	Read only
W	Write only
R/W	Read or write

Overflow Interrupt Enable

0	Overflow interrupt request is disabled.
1	Overflow interrupt request is enabled.

Output Compare Interrupt B Enable

0	Output compare interrupt request B is disabled.
1	Output compare interrupt request B is enabled.

Full name of bit

Output Compare Interrupt A Enable

0	Output compare interrupt request A is disabled.
1	Output compare interrupt request A is enabled.

Input Capture Interrupt D Enable

0	Input capture interrupt request D is disabled.
1	Input capture interrupt request D is enabled.

Description of bit function

626

HITACHI

FLMCR—Flash Memory Control Register   **H'80**   **Flash memory**

- **H8/3434F, H8/3437F**

Bit	7	6	5	4	3	2	1	0
	V_{PP}	—	—	—	EV	PV	E	P
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	—	—	—	R/W	R/W	R/W	R/W

Program Mode

0	Exit from program mode
1	Transition to program mode

Erase Mode

0	Exit from erase mode
1	Transition to erase mode

Program-Verify Mode

0	Exit from program-verify mode
1	Transition to program-verify mode

Erase-Verify Mode

0	Exit from erase-verify mode
1	Transition to erase-verify mode

Programming Power

0	12 V is not applied to FV_{PP}
1	12 V is applied to FV_{PP}

627

HITACHI

FLMCR1—Flash Memory Control Register 1   **H'80**   **Flash memory**

- **H8/3437SF**

Bit	7	6	5	4	3	2	1	0
	FWE	SWE	—	—	EV	PV	E	P
Initial value	1	0	0	0	0	0	0	0
Read/Write	R	R/W	—	—	R/W	R/W	R/W	R/W

Program Mode

0	Exit from program mode (initial value)
1	Transition to program mode [Setting condition] When SWE = 1

Erase Mode

0	Exit from erase mode (initial value)
1	Transition to erase mode [Setting condition] When SWE = 1

Program-Verify Mode

0	Exit from program-verify mode (initial value)
1	Transition to program-verify mode [Setting condition] When SWE = 1

Erase-Verify Mode

0	Exit from erase-verify mode (initial value)
1	Transition to erase-verify mode [Setting condition] When SWE = 1

Software Write Enable

0	Writes to flash memory disabled (initial value)
1	Writes to flash memory enabled

Flash Write Enable
(Controls programming and erasing of flash memory. In the H8/3437SF, this bit is always read as 1.)

Note: The FLSHE bit in WSCR must be set to 1 in order for this register to be accessed.

628

HITACHI

FLMCR2—Flash Memory Control Register 2   **H'81**   **Flash memory**

- **H8/3437SF**

Bit	7	6	5	4	3	2	1	0
	FLER	—	—	—	—	—	ESU	PSU
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	—	—	—	—	—	R/W	R/W

Program Setup

0	Program setup cleared (initial value)
1	Program setup [Setting condition] When SWE = 1

Erase Setup

0	Erase setup cleared (initial value)
1	Erase setup [Setting condition] When SWE = 1

Flash Memory Error

0	Flash memory is operating normally (initial value)
1	An error occurred during flash memory programming/erasing

Note: The FLSHE bit in WSCR must be set to 1 in order for this register to be accessed.

HITACHI

EBR1—Erase Block Register 1   **H'82**   **Flash memory**

- **H8/3434F**

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	LB3	LB2	LB1	LB0
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W

Large Block 3 to 0

0	Corresponding block (LB3 to LB0) is not selected
1	Corresponding block (LB3 to LB0) is selected

- **H8/3437F**

Bit	7	6	5	4	3	2	1	0
	LB7	LB6	LB5	LB4	LB3	LB2	LB1	LB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Large Block 7 to 0

0	Corresponding block (LB7 to LB0) is not selected (Initial value)
1	Corresponding block (LB7 to LB0) is selected

630

HITACHI

- **H8/3434F, H8/3437F**

Bit	7	6	5	4	3	2	1	0
	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Small Block 7 to 0

0	Corresponding block (SB7 to SB0) is not selected
1	Corresponding block (SB7 to SB0) is selected

- **H8/3437SF**

Bit	7	6	5	4	3	2	1	0
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Erase Block 7 to 0

0	Corresponding block (EB7 to EB0) is not selected (initial value)
1	Corresponding block (EB7 to EB0) is selected

HITACHI

Bit	7	6	5	4	3	2	1	0
	C/$\overline{A}$	CHR	PE	O/$\overline{E}$	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock Select

0	0	ø clock
0	1	$ø_P$/4 clock
1	0	$ø_P$/16 clock
1	1	$ø_P$/64 clock

Multiprocessor Mode

0	Multiprocessor function disabled
1	Multiprocessor format selected

Stop Bit Length

0	One stop bit
1	Two stop bits

Parity Mode

0	Even parity
1	Odd parity

Parity Enable

0	Transmit: No parity bit added. Receive: Parity bit not checked.
1	Transmit: Parity bit added. Receive: Parity bit checked.

Character Length

0	8-bit data length
1	7-bit data length

Communication Mode

0	Asynchronous
1	Synchronous

632

HITACHI

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Constant that determines the bit rate

HITACHI

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock Enable 0

0	Asynchronous serial clock not output
1	Asynchronous serial clock output at SCK pin

Clock Enable 1

0	Internal clock
1	External clock

Transmit End Interrupt Enable

0	TSR-empty interrupt request is disabled.
1	TSR-empty interrupt request is enabled.

Multiprocessor Interrupt Enable

0	Multiprocessor receive interrupt function is disabled.
1	Multiprocessor receive interrupt function is enabled.

Receive Enable

0	Receive disabled
1	Receive enabled

Transmit Enable

0	Transmit disabled
1	Transmit enabled

Receive Interrupt Enable

0	Receive interrupt and receive error interrupt requests are disabled.
1	Receive interrupt and receive error interrupt requests are enabled.

Transmit Interrupt Enable

0	TDR-empty interrupt request is disabled.
1	TDR-empty interrupt request is enabled.

634

HITACHI

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transmit data

HITACHI

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Multiprocessor Bit Transfer

0	Multiprocessor bit = 0 in transmit data.
1	Multiprocessor bit = 1 in transmit data.

Multiprocessor Bit

0	Multiprocessor bit = 0 in receive data.
1	Multiprocessor bit = 1 in receive data.

Transmit End

0	Cleared by reading TDRE = 1, then writing 0 in TDRE.
1	Set to 1 when TE = 0, or when TDRE = 1 at the end of character transmission.

Parity Error

0	Cleared by reading PER = 1, then writing 0 in PER.
1	Set when a parity error occurs (parity of receive data does not match parity selected by O/$\overline{E}$ bit in SMR).

Framing Error

0	Cleared by reading FER = 1, then writing 0 in FER.
1	Set when a framing error occurs (stop bit is 0).

Overrun Error

0	Cleared by reading ORER = 1, then writing 0 in ORER.
1	Set when an overrun error occurs (next data is completely received while RDRF bit is set to 1).

Receive Data Register Full

0	Cleared by reading RDRF = 1, then writing 0 in RDRF.
1	Set when one character is received normally and transferred from RSR to RDR.

Transmit Data Register Empty

0	Cleared by reading TDRE = 1, then writing 0 in TDRE.
1	Set when: 1. Data is transferred from TDR to TSR. 2. TE is cleared while TDRE = 0.

Note: * Software can write a 0 in bits 7 to 3 to clear the flags, but cannot write a 1 in these bits.

636

HITACHI

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Receive data

637

HITACHI

Bit	7	6	5	4	3	2	1	0
	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	—
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—

Overflow Interrupt Enable

0	Overflow interrupt request is disabled.
1	Overflow interrupt request is enabled.

Output Compare Interrupt B Enable

0	Output compare interrupt request B is disabled.
1	Output compare interrupt request B is enabled.

Output Compare Interrupt A Enable

0	Output compare interrupt request A is disabled.
1	Output compare interrupt request A is enabled.

Input Capture Interrupt D Enable

0	Input capture interrupt request D is disabled.
1	Input capture interrupt request D is enabled.

Input Capture Interrupt C Enable

0	Input capture interrupt request C is disabled.
1	Input capture interrupt request C is enabled.

Input Capture Interrupt B Enable

0	Input capture interrupt request B is disabled.
1	Input capture interrupt request B is enabled.

Input Capture Interrupt A Enable

0	Input capture interrupt request A is disabled.
1	Input capture interrupt request A is enabled.

638

HITACHI

Bit	7	6	5	4	3	2	1	0
	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W

Counter Clear A

0	FRC count is not cleared.
1	FRC count is cleared by compare-match A.

Timer Overflow Flag

0	Cleared by reading OVF = 1, then writing 0 in OVF.
1	Set when FRC changes from H'FFFF to H'0000.

Output Compare Flag B

0	Cleared by reading OCFB = 1, then writing 0 in OCFB.
1	Set when FRC = OCRB.

Output Compare Flag A

0	Cleared by reading OCFA = 1, then writing 0 in OCFA.
1	Set when FRC = OCRA.

Input Capture Flag D

0	Cleared by reading ICFD = 1, then writing 0 in ICFD.
1	Set when FTID input signal is received.

Input Capture Flag C

0	Cleared by reading ICFC = 1, then writing 0 in ICFC.
1	Set when FTIC input signal is received.

Input Capture Flag B

0	Cleared by reading ICFB = 1, then writing 0 in ICFB.
1	Set when FTIB input causes FRC to be copied to ICRB.

Input Capture Flag A

0	Cleared by reading ICFA = 1, then writing 0 in ICFA.
1	Set when FTIA input causes FRC to be copied to ICRA.

Note: * Software can write a 0 in bits 7 to 1 to clear the flags, but cannot write a 1 in these bits.

639

HITACHI

FRC (H and L)—Free-Running Counter   H'92, H'93   FRT

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Count value

OCRA (H and L)—Output Compare Register A   H'94, H'95   FRT

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Continually compared with FRC $\rightarrow$ OCFA is set when OCRA = FRC.

OCRB (H and L)—Output Compare Register B   H'94, H'95   FRT

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Continually compared with FRC $\rightarrow$ OCFB is set when OCRB = FRC.

640

HITACHI

Bit	7	6	5	4	3	2	1	0
	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock Select

0	0	Internal clock source: $\varnothing_P/2$
0	1	Internal clock source: $\varnothing_P/8$
1	0	Internal clock source: $\varnothing_P/32$
1	1	External clock source: counted on rising edge

Buffer Enable B

0	ICRD is used for input capture D.
1	ICRD is buffer register for input capture B.

Buffer Enable A

0	ICRC is used for input capture C.
1	ICRC is buffer register for input capture A.

Input Edge Select D

0	Falling edge of FTID is valid.
1	Rising edge of FTID is valid.

Input Edge Select C

0	Falling edge of FTIC is valid.
1	Rising edge of FTIC is valid.

Input Edge Select B

0	Falling edge of FTIB is valid.
1	Rising edge of FTIB is valid.

Input Edge Select A

0	Falling edge of FTIA is valid.
1	Rising edge of FTIA is valid.

641

HITACHI

Bit	7	6	5	4	3	2	1	0
	—	—	—	OCRS	OEA	OEB	OLVLA	OLVLB
Initial value	1	1	1	0	0	0	0	0
Read/Write	—	—	—	R/W	R/W	R/W	R/W	R/W

Output Level B

0	Compare-match B causes 0 output.
1	Compare-match B causes 1 output.

Output Level A

0	Compare-match A causes 0 output.
1	Compare-match A causes 1 output.

Output Enable B

0	Output compare B output is disabled.
1	Output compare B output is enabled.

Output Enable A

0	Output compare A output is disabled.
1	Output compare A output is enabled.

Output Compare Register Select

0	The CPU can access OCRA.
1	The CPU can access OCRB.

ICRA (H and L)—Input Capture Register A **H'98, H'99** **FRT**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Contains FRC count captured on FTIA input.

642

HITACHI

ICRB (H and L)—Input Capture Register B   H'9A, H'9B   FRT

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Contains FRC count captured on FTIB input.

ICRC (H and L)—Input Capture Register C   H'9C, H'9D   FRT

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Contains FRC count captured on FTIC input, or old ICRA value in buffer mode.

ICRD (H and L)—Input Capture Register D   H'9E, H'9F   FRT

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Contains FRC count captured on FTID input, or old ICRB value in buffer mode.

643

HITACHI

TCR—Timer Control Register　　　　　　　　　**H'A0**　　　　**PWM0**

Bit	7	6	5	4	3	2	1	0
	OE	OS	—	—	—	CKS2	CKS1	CKS0
Initial value	0	0	1	1	1	0	0	0
Read/Write	R/W	R/W	—	—	—	R/W	R/W	R/W

Clock Select (Values when $\varnothing_P$ = 10 MHz)

			Internal clock freq.	Resolution	PWM period	PWM frequency
0	0	0	$\varnothing_P/2$	200 ns	50 µs	20 kHz
		1	$\varnothing_P/8$	800 ns	200 µs	5 kHz
	1	0	$\varnothing_P/32$	3.2 µs	800 µs	1.25 kHz
		1	$\varnothing_P/128$	12.8 µs	3.2 ms	312.5 Hz
1	0	0	$\varnothing_P/256$	25.6 µs	6.4 ms	156.3 Hz
		1	$\varnothing_P/1024$	102.4 µs	25.6 ms	39.1 Hz
	1	0	$\varnothing_P/2048$	204.8 µs	51.2 ms	19.5 Hz
		1	$\varnothing_P/4096$	409.6 µs	102.4 ms	9.8 Hz

Output Select

0	Positive logic
1	Negative logic

Output Enable

0	PWM output disabled; TCNT cleared to H'00 and stops.
1	PWM output enabled; TCNT runs.

DTR—Duty Register　　　　　　　　　**H'A1**　　　　**PWM0**

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Pulse duty cycle

644

HITACHI

TCNT—Timer Counter   **H'A2**   **PWM0**

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Count value (runs from H'00 to H'F9, then repeats from H'00)

TCR—Timer Control Register   **H'A4**   **PWM1**

Bit	7	6	5	4	3	2	1	0
	OE	OS	—	—	—	CKS2	CKS1	CKS0
Initial value	0	0	1	1	1	0	0	0
Read/Write	R/W	R/W	—	—	—	R/W	R/W	R/W

Note: Bit functions are the same as for PWM0.

DTR—Duty Register   **H'A5**   **PWM1**

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for PWM0.

TCNT—Timer Counter   **H'A6**   **PWM1**

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for PWM0.

HITACHI

Bit	7	6	5	4	3	2	1	0
	OVF	WT/$\overline{\text{IT}}$	TME	—	RST/$\overline{\text{NMI}}$	CKS2	CKS1	CKS0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	—	R/W	R/W	R/W	R/W

Clock Select 2 to 0

0	0	0	$\varnothing_P/2$
		1	$\varnothing_P/32$
	1	0	$\varnothing_P/64$
		1	$\varnothing_P/128$
1	0	0	$\varnothing_P/256$
		1	$\varnothing_P/512$
	1	0	$\varnothing_P/2048$
		1	$\varnothing_P/4096$

Reset or NMI

0	Functions as NMI (initial value)
1	Functions as reset

Timer Enable

0	Timer disabled: TCNT is initialized to H'00 and stopped (initial value)
1	Timer enabled: TCNT runs; CPU interrupts can be requested

Timer Mode Select

0	Interval timer mode (OVF interrupt request) (initial value)
1	Watchdog timer mode (generates reset or NMI signal)

Overflow Flag

0	Cleared by reading OVF = 1, then writing 0 in OVF (initial value)
1	Set when TCNT changes from H'FF to H'00

Note: * Only 0 can be written, to clear the flag.

646

HITACHI

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Count value

P1PCR—Port 1 Input Pull-Up Control Register   **H'AC**   **Port 1**

Bit	7	6	5	4	3	2	1	0
	$P1_7PCR$	$P1_6PCR$	$P1_5PCR$	$P1_4PCR$	$P1_3PCR$	$P1_2PCR$	$P1_1PCR$	$P1_0PCR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 1 Input Pull-Up Control

0	Input pull-up transistor is off.
1	Input pull-up transistor is on.

P2PCR—Port 2 Input Pull-Up Control Register   **H'AD**   **Port 2**

Bit	7	6	5	4	3	2	1	0
	$P2_7PCR$	$P2_6PCR$	$P2_5PCR$	$P2_4PCR$	$P2_3PCR$	$P2_2PCR$	$P2_1PCR$	$P2_0PCR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 2 Input Pull-Up Control

0	Input pull-up transistor is off.
1	Input pull-up transistor is on.

647

HITACHI

P3PCR—Port 3 Input Pull-Up Control Register · H'AE · Port 3

Bit	7	6	5	4	3	2	1	0
	$P3_7PCR$	$P3_6PCR$	$P3_5PCR$	$P3_4PCR$	$P3_3PCR$	$P3_2PCR$	$P3_1PCR$	$P3_0PCR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 3 Input Pull-Up Control

0	Input pull-up transistor is off.
1	Input pull-up transistor is on.

P1DDR—Port 1 Data Direction Register · H'B0 · Port 1

Bit	7	6	5	4	3	2	1	0
	$P1_7DDR$	$P1_6DDR$	$P1_5DDR$	$P1_4DDR$	$P1_3DDR$	$P1_2DDR$	$P1_1DDR$	$P1_0DDR$
Mode 1								
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	—	—	—	—	—
Modes 2 and 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 1 Input/Output Control

0	Input port
1	Output port

P1DR—Port 1 Data Register · H'B2 · Port 1

Bit	7	6	5	4	3	2	1	0
	$P1_7$	$P1_6$	$P1_5$	$P1_4$	$P1_3$	$P1_2$	$P1_1$	$P1_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

648

HITACHI

P2DDR—Port 2 Data Direction Register H'B1 Port 2

Bit	7	6	5	4	3	2	1	0
	P2$_7$DDR	P2$_6$DDR	P2$_5$DDR	P2$_4$DDR	P2$_3$DDR	P2$_2$DDR	P2$_1$DDR	P2$_0$DDR
Mode 1								
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	—	—	—	—	—
Modes 2 and 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 2 Input/Output Control

0	Input port
1	Output port

P2DR—Port 2 Data Register H'B3 Port 2

Bit	7	6	5	4	3	2	1	0
	P2$_7$	P2$_6$	P2$_5$	P2$_4$	P2$_3$	P2$_2$	P2$_1$	P2$_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P3DDR—Port 3 Data Direction Register H'B4 Port 3

Bit	7	6	5	4	3	2	1	0
	P3$_7$DDR	P3$_6$DDR	P3$_5$DDR	P3$_4$DDR	P3$_3$DDR	P3$_2$DDR	P3$_1$DDR	P3$_0$DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 3 Input/Output Control

0	Input port
1	Output port

649

HITACHI

P3DR—Port 3 Data Register   H'B6   Port 3

Bit	7	6	5	4	3	2	1	0
	$P3_7$	$P3_6$	$P3_5$	$P3_4$	$P3_3$	$P3_2$	$P3_1$	$P3_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P4DDR—Port 4 Data Direction Register   H'B5   Port 4

Bit	7	6	5	4	3	2	1	0
	$P4_7DDR$	$P4_6DDR$	$P4_5DDR$	$P4_4DDR$	$P4_3DDR$	$P4_2DDR$	$P4_1DDR$	$P4_0DDR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 4 Input/Output Control

0	Input port
1	Output port

P4DR—Port 4 Data Register   H'B7   Port 4

Bit	7	6	5	4	3	2	1	0
	$P4_7$	$P4_6$	$P4_5$	$P4_4$	$P4_3$	$P4_2$	$P4_1$	$P4_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P5DDR—Port 5 Data Direction Register   H'B8   Port 5

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	$P5_2DDR$	$P5_1DDR$	$P5_0DDR$
Initial value	1	1	1	1	1	0	0	0
Read/Write	—	—	—	—	—	W	W	W

Port 5 Input/Output Control

0	Input port
1	Output port

650

HITACHI

P5DR—Port 5 Data Register   H'BA   Port 5

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	$P5_2$	$P5_1$	$P5_0$
Initial value	1	1	1	1	1	0	0	0
Read/Write	—	—	—	—	—	R/W	R/W	R/W

P6DDR—Port 6 Data Direction Register   H'B9   Port 6

Bit	7	6	5	4	3	2	1	0
	$P6_7DDR$	$P6_6DDR$	$P6_5DDR$	$P6_4DDR$	$P6_3DDR$	$P6_2DDR$	$P6_1DDR$	$P6_0DDR$
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 6 Input/Output Control

0	Input port
1	Output port

P6DR—Port 6 Data Register   H'BB   Port 6

Bit	7	6	5	4	3	2	1	0
	$P6_7$	$P6_6$	$P6_5$	$P6_4$	$P6_3$	$P6_2$	$P6_1$	$P6_0$
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P7PIN—Port 7 Input Data Register   H'BE   Port 7

Bit	7	6	5	4	3	2	1	0
	$P7_7$	$P7_6$	$P7_5$	$P7_4$	$P7_3$	$P7_2$	$P7_1$	$P7_0$
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Depends on the levels of pins $P7_7$ to $P7_0$.

651

HITACHI

P8DDR—Port 8 Data Direction Register   H'BD   Port 8

Bit	7	6	5	4	3	2	1	0
	—	P8$_6$DDR	P8$_5$DDR	P8$_4$DDR	P8$_3$DDR	P8$_2$DDR	P8$_1$DDR	P8$_0$DDR
Initial value	1	0	0	0	0	0	0	0
Read/Write	—	W	W	W	W	W	W	W

Port 8 Input/Output Control

0	Input port
1	Output port

P8DR—Port 8 Data Register   H'BF   Port 8

Bit	7	6	5	4	3	2	1	0
	—	P8$_6$	P8$_5$	P8$_4$	P8$_3$	P8$_2$	P8$_1$	P8$_0$
Initial value	1	0	0	0	0	0	0	0
Read/Write	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P9DDR—Port 9 Data Direction Register   H'C0   Port 9

Bit	7	6	5	4	3	2	1	0
	P9$_7$DDR	P9$_6$DDR	P9$_5$DDR	P9$_4$DDR	P9$_3$DDR	P9$_2$DDR	P9$_1$DDR	P9$_0$DDR
Modes 1 and 2								
Initial value	0	1	0	0	0	0	0	0
Read/Write	W	—	W	W	W	W	W	W
Mode 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 9 Input/Output Control

0	Input port
1	Output port

652

HITACHI

P9DR—Port 9 Data Register H'C1 **Port 9**

Bit	7	6	5	4	3	2	1	0
	$P9_7$	$P9_6$	$P9_5$	$P9_4$	$P9_3$	$P9_2$	$P9_1$	$P9_0$
Initial value	0	*	0	0	0	0	0	0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Depends on the level of pin $P9_6$.

PADDR—Port A Data Direction Register H'AB **Port A**

Bit	7	6	5	4	3	2	1	0
	PA_7DDR	PA_6DDR	PA_5DDR	PA_4DDR	PA_3DDR	PA_2DDR	PA_1DDR	PA_0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port A Input/Output Control

0	Input port
1	Output port

PAPIN—Port A Input Data Register H'AB **Port A**

Bit	7	6	5	4	3	2	1	0
	PA_7	PA_6	PA_5	PA_4	PA_3	PA_2	PA_1	PA_0
Initial value	—*	—*	—*	—*	—*	—*	—*	—*
Read/Write	R	R	R	R	R	R	R	R

Note: * Depends on the levels of pins PA_7 to PA_0.

PAODR—Port A Output Data Register H'AA **Port A**

Bit	7	6	5	4	3	2	1	0
	PA_7	PA_6	PA_5	PA_4	PA_3	PA_2	PA_1	PA_0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port A Output Data/Input Pull-Up Control

	During output	During input
0	0 output	Input pull-up transistor off
1	1 output	Input pull-up transistor on

653

HITACHI

PBDDR—Port B Data Direction Register   H'BE   Port B

Bit	7	6	5	4	3	2	1	0
	PB_7DDR	PB_6DDR	PB_5DDR	PB_4DDR	PB_3DDR	PB_2DDR	PB_1DDR	PB_0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port B Input/Output Control

0	Input port
1	Output port

PBPIN—Port B Input Data Register   H'BD   Port B

Bit	7	6	5	4	3	2	1	0
	PB_7	PB_6	PB_5	PB_4	PB_3	PB_2	PB_1	PB_0
Initial value	—*	—*	—*	—*	—*	—*	—*	—*
Read/Write	R	R	R	R	R	R	R	R

Note: * Depends on the levels of pins PB_7 to PB_0.

PBODR—Port B Output Data Register   H'BC   Port B

Bit	7	6	5	4	3	2	1	0
	PB_7	PB_6	PB_5	PB_4	PB_3	PB_2	PB_1	PB_0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port B Output Data/Input Pull-Up Control

	During output	During input
0	0 output	Input pull-up transistor off
1	1 output	Input pull-up transistor on

654

HITACHI

Bit	7	6	5	4	3	2	1	0
	RAMS	RAM0	CKDBL	FLSHE	WMS1	WMS0	WC1	WC0
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Wait Count

0 0	No wait states inserted by wait-state controller (initial value)
0 1	1 state inserted
1 0	2 states inserted
1 1	3 states inserted

Wait Mode Select

0 0	Programmable wait mode
0 1	No wait states inserted by wait-state controller
1 0	Pin wait mode (initial value)
1 1	Pin auto-wait mode

Flash Memory Control Register Enable
H8/3437SF (Single-power-supply flash memory only)

0	Flash memory control registers are in unselected state (Initial value)
1	Flash memory control registers are in selected state

Clock Double

0	Supporting module clock frequency is not divided ($\varnothing_P = \varnothing$) (initial value)
1	Supporting module clock frequency is divided by two ($\varnothing_P = \varnothing/2$)

RAM Select and RAM Area Select
H8/3434F (Dual-power-supply flash memory only)

RAMS, RAM0	RAM Area	ROM Area
0 0	None	—
0 1	H'FC80 to H'FCFF	H'0080 to H'00FF
1 0	H'FC80 to H'FD7F	H'0080 to H'017F
1 1	H'FC00 to H'FC7F	H'0000 to H'007F

H8/3437F

RAMS, RAM0	RAM Area	ROM Area
0 0	None	—
0 1	H'F880 to H'F8FF	H'0080 to H'00FF
1 0	H'F880 to H'F97F	H'0080 to H'017F
1 1	H'F800 to H'F87F	H'0000 to H'007F

655

HITACHI

Bit	7	6	5	4	3	2	1	0
	IICS	IICD	IICX	IICE	STAC	MPE	ICKS1	ICKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Internal Clock Source Select
See TCR under TMR0 and TMR1.

Multiprocessor Enable

0	Multiprocessor communication function is disabled.
1	Multiprocessor communication function is enabled.

Slave Mode Control Input Switch

0	$\overline{CS_2}$ and $\overline{IOW}$ are enabled
1	$\overline{ECS_2}$ and $\overline{EIOW}$ are enabled

I^2C Master Enable

0	I^2C bus interface data registers and control registers are disabled (initial value)
1	I^2C bus interface data registers and control registers are enabled

I^2C Transfer Rate Select

IICX	CKS2[*2]	CKS1[*2]	CKS0[*2]	Clock	Transfer Rate[*1]				
					$\varnothing_P$ = 4 MHz	$\varnothing_P$ = 5 MHz	$\varnothing_P$ = 8 MHz	$\varnothing_P$ = 10 MHz	$\varnothing_P$ = 16 MHz
0	0	0	0	$\varnothing_P$/28	143 kHz	179 kHz	286 kHz	357 kHz	571 kHz
			1	$\varnothing_P$/40	100 kHz	125 kHz	200 kHz	250 kHz	400 kHz
		1	0	$\varnothing_P$/48	83.3 kHz	104 kHz	167 kHz	208 kHz	333 kHz
			1	$\varnothing_P$/64	62.5 kHz	78.1 kHz	125 kHz	156 kHz	250 kHz
	1	0	0	$\varnothing_P$/80	50.0 kHz	62.5 kHz	100 kHz	125 kHz	200 kHz
			1	$\varnothing_P$/100	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz	160 kHz
		1	0	$\varnothing_P$/112	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz
			1	$\varnothing_P$/128	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
1	0	0	0	$\varnothing_P$/56	71.4 kHz	89.3 kHz	143 kHz	179 kHz	286 kHz
			1	$\varnothing_P$/80	50.0 kHz	62.5 kHz	100 kHz	125 kHz	200 kHz
		1	0	$\varnothing_P$/96	41.7 kHz	52.1 kHz	83.3 kHz	104 kHz	167 kHz
			1	$\varnothing_P$/128	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
	1	0	0	$\varnothing_P$/160	25.0 kHz	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz
			1	$\varnothing_P$/200	20.0 kHz	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz
		1	0	$\varnothing_P$/224	17.9 kHz	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz
			1	$\varnothing_P$/256	15.6 kHz	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz

Notes: *1 $\varnothing_P$ = $\varnothing$.
*2 CKS2 to CKS0 are bits 2 to 0 of the I^2C bus control register in the I^2C bus interface.

I^2C Extra Buffer Reserve

I^2C Extra Buffer Select

0	PA$_7$ to PA$_4$ are normal input/output pins
1	PA$_7$ to PA$_4$ are selected for bus drive

656

HITACHI

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	XRST	NMIEG	HIE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

RAM Enable

0	On-chip RAM is disabled.
1	On-chip RAM is enabled. (initial value)

Host Interface Enable

0	Host interface is prohibited (initial value)
1	Host interface is allowed (slave mode)

NMI Edge

0	Falling edge of $\overline{\text{NMI}}$ is detected.
1	Rising edge of $\overline{\text{NMI}}$ is detected.

External Reset

0	Reset was caused by watchdog timer overflow
1	Reset was caused by external reset signal (initial value)

Standby Timer Select 2 to 0 (ZTAT and Mask ROM Versions)

0	0	0	Clock settling time = 8,192 states (initial value)
0	0	1	Clock settling time = 16,384 states
0	1	0	Clock settling time = 32,768 states
0	1	1	Clock settling time = 65,536 states
1	0	—	Clock settling time = 131,072 states
1	1	—	Unused

Standby Timer Select 2 to 0 (F-ZTAT Version)

0	0	0	Settling time = 8,192 states (initial value)
0	0	1	Settling time = 16,384 states
0	1	0	Settling time = 32,768 states
0	1	1	Settling time = 65,536 states
1	0	0	Settling time = 131,072 states
1	0	1	Settling time = 1,024 states
1	1	—	Unused

Software Standby

0	SLEEP instruction causes transition to sleep mode. (initial value)
1	SLEEP instruction causes transition to software standby mode.

657

HITACHI

- **Except H8/3437SF**

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	MDS1	MDS0
Initial value	1	1	1	0	0	1	*	*
Read/Write	—	—	—	—	—	—	R	R

Mode Select Bits

Value at mode pins.

Note: * Determined by inputs at pins MD_1 and MD_0.

- **H8/3437SF**

Bit	7	6	5	4	3	2	1	0
	EXPE	—	—	—	—	—	MDS1	MDS0
Initial value	*	1	1	0	0	1	*	*
Read/Write	R/W*	—	—	—	—	—	R	R

Mode Select Bits

Value at mode pins.

Expanded Mode Enable

0	Single-chip mode is selected.
1	Expanded mode is selected (writable in boot mode only).

Note: * Determined by inputs at pins MD_1 and MD_0.

HITACHI

Bit	7	6	5	4	3	2	1	0
	IRQ7SC	IRQ6SC	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IRQ_0 to IRQ_7 Sense Control

0	$\overline{IRQ_0}$ to $\overline{IRQ_7}$ are level-sensed (active low).
1	$\overline{IRQ_0}$ to $\overline{IRQ_7}$ are edge-sensed (falling edge).

Bit	7	6	5	4	3	2	1	0
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IRQ_0 to IRQ_7 Enable

0	IRQ_0 to IRQ_7 are disabled.
1	IRQ_0 to IRQ_7 are enabled.

659

HITACHI

Bit	7	6	5	4	3	2	1	0
	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock Select

TCR			STCR		Description
CKS2	CKS1	CKS0	ICKS1	ICKS0	
0	0	0	—	—	Timer stopped
0	0	1	—	0	$\phi_P/8$ internal clock, falling edge
0	0	1	—	1	$\phi_P/2$ internal clock, falling edge
0	1	0	—	0	$\phi_P/64$ internal clock, falling edge
0	1	0	—	1	$\phi_P/32$ internal clock, falling edge
0	1	1	—	0	$\phi_P/1024$ internal clock, falling edge
0	1	1	—	1	$\phi_P/256$ internal clock, falling edge
1	0	0	—	—	Timer stopped
1	0	1	—	—	External clock, rising edge
1	1	0	—	—	External clock, falling edge
1	1	1	—	—	External clock, rising and falling edges

Counter Clear

0	0	Counter is not cleared.
0	1	Cleared by compare-match A.
1	0	Cleared by compare-match B.
1	1	Cleared on rising edge of external reset input.

Timer Overflow Interrupt Enable

0	Overflow interrupt request is disabled.
1	Overflow interrupt request is enabled.

Compare-Match Interrupt Enable A

0	Compare-match A interrupt request is disabled.
1	Compare-match A interrupt request is enabled.

Compare-Match Interrupt Enable B

0	Compare-match B interrupt request is disabled.
1	Compare-match B interrupt request is enabled.

HITACHI

Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	—	OS3*2	OS2*2	OS1*2	OS0*2
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)*1	R/(W)*1	R/(W)*1	—	R/W	R/W	R/W	R/W

Output Select

0	0	No change on compare-match A.
0	1	Output 0 on compare-match A.
1	0	Output 1 on compare-match A.
1	1	Invert (toggle) output on compare-match A.

Output Select

0	0	No change on compare-match B.
0	1	Output 0 on compare-match B.
1	0	Output 1 on compare-match B.
1	1	Invert (toggle) output on compare-match B.

Timer Overflow Flag

0	Cleared by reading OVF = 1, then writing 0 in OVF.
1	Set when TCNT changes from H'FF to H'00.

Compare-Match Flag A

0	Cleared by reading CMFA = 1, then writing 0 in CMFA.
1	Set when TCNT = TCORA.

Compare-Match Flag B

0	Cleared by reading CMFB = 1, then writing 0 in CMFB.
1	Set when TCNT = TCORB.

Notes: *1 Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these bits.
     *2 When all four bits (OS3 to OS0) are cleared to 0, output is disabled.

HITACHI

TCORA—Time Constant Register A H'CA TMR0

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The CMFA bit is set to 1 when TCORA = TCNT.

TCORB—Time Constant Register B H'CB TMR0

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The CMFB bit is set to 1 when TCORB = TCNT.

TCNT—Timer Counter H'CC TMR0

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Count value

662

HITACHI

Bit	7	6	5	4	3	2	1	0
	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock Select

TCR			STCR		Description
CKS2	CKS1	CKS0	ICKS1	ICKS0	
0	0	0	—	—	Timer stopped
0	0	1	0	—	$\phi_P/8$ internal clock, falling edge
0	0	1	1	—	$\phi_P/2$ internal clock, falling edge
0	1	0	0	—	$\phi_P/64$ internal clock, falling edge
0	1	0	1	—	$\phi_P/128$ internal clock, falling edge
0	1	1	0	—	$\phi_P/1024$ internal clock, falling edge
0	1	1	1	—	$\phi_P/2048$ internal clock, falling edge
1	0	0	—	—	Timer stopped
1	0	1	—	—	External clock, rising edge
1	1	0	—	—	External clock, falling edge
1	1	1	—	—	External clock, rising and falling edges

Counter Clear

0	0	Counter is not cleared.
0	1	Cleared by compare-match A.
1	0	Cleared by compare-match B.
1	1	Cleared on rising edge of external reset input.

Timer Overflow Interrupt Enable

0	Overflow interrupt request is disabled.
1	Overflow interrupt request is enabled.

Compare-Match Interrupt Enable A

0	Compare-match A interrupt request is disabled.
1	Compare-match A interrupt request is enabled.

Compare-Match Interrupt Enable B

0	Compare-match B interrupt request is disabled.
1	Compare-match B interrupt request is enabled.

663

HITACHI

TCSR—Timer Control/Status Register   **H'D1**   **TMR1**

Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	—	OS3[*2]	OS2[*2]	OS1[*2]	OS0[*2]
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)[*1]	R/(W)[*1]	R/(W)[*1]	—	R/W	R/W	R/W	R/W

Notes: Bit functions are the same as for TMR0.
    *1   Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these bits.
    *2   When all four bits (OS3 to OS0) are cleared to 0, output is disabled.

TCORA—Time Constant Register A   **H'D2**   **TMR1**

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for TMR0.

TCORB—Time Constant Register B   **H'D3**   **TMR1**

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for TMR0.

TCNT—Timer Counter   **H'D4**   **TMR1**

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for TMR0.

664

HITACHI

Bit	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACK	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transfer Clock Select

IICX*	CKS2	CKS1	CKS0	Clock	Transfer Rate				
					$\varnothing_P$ = 4 MHz	$\varnothing_P$ = 5 MHz	$\varnothing_P$ = 8 MHz	$\varnothing_P$ = 10 MHz	$\varnothing_P$ = 16 MHz
0	0	0	0	$\varnothing_P$/28	143 kHz	179 kHz	286 kHz	357 kHz	571 kHz
			1	$\varnothing_P$/40	100 kHz	125 kHz	200 kHz	250 kHz	400 kHz
		1	0	$\varnothing_P$/48	83.3 kHz	104 kHz	167 kHz	208 kHz	333 kHz
			1	$\varnothing_P$/64	62.5 kHz	78.1 kHz	125 kHz	156 kHz	250 kHz
	1	0	0	$\varnothing_P$/80	50.0 kHz	62.5 kHz	100 kHz	125 kHz	200 kHz
			1	$\varnothing_P$/100	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz	160 kHz
		1	0	$\varnothing_P$/112	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz
			1	$\varnothing_P$/128	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
1	0	0	0	$\varnothing_P$/56	71.4 kHz	89.3 kHz	143 kHz	179 kHz	286 kHz
			1	$\varnothing_P$/80	50.0 kHz	62.5 kHz	100 kHz	125 kHz	200 kHz
		1	0	$\varnothing_P$/96	41.7 kHz	52.1 kHz	83.3 kHz	104 kHz	167 kHz
			1	$\varnothing_P$/128	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
	1	0	0	$\varnothing_P$/160	25.0 kHz	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz
			1	$\varnothing_P$/200	20.0 kHz	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz
		1	0	$\varnothing_P$/224	17.9 kHz	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz
			1	$\varnothing_P$/256	15.6 kHz	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz

Note: When $\varnothing_P = \varnothing$.
The shaded setting exceeds the maximum transfer rate in the standard I²C bus specifications.
* IICX is bit 5 of the serial timer control register (STCR).

Acknowledgement Mode Select

0	Acknowledgement mode
1	Serial mode

Master/Slave Select and Transmit/Receive Select

0	0	Slave receive mode
	1	Slave transmit mode
1	0	Master receive mode
	1	Master transmit mode

I²C Bus Interface Interrupt Enable

0	Interrupts disabled
1	Interrupts enabled

I²C Bus Interface Enable

0	Interface module disabled, with pins SCL and SDA operating as ports
1	Interface module enabled for transfer operations, with pins SCL and SDA capable of bus drive

665

HITACHI

Bit	7	6	5	4	3	2	1	0
	BBSY	IRIC	SCP	—	AL	AAS	ADZ	ACKB
Initial value	0	0	1	1	0	0	0	0
Read/Write	R/W	R/(W)*	W	—	R/(W)*	R/(W)*	R/(W)*	R/W

Acknowledge Bit

0	Receive mode: 0 is output at acknowledge output timing Transmit mode: indicates that the receiving device has acknowledged the data
1	Receive mode: 1 is output at acknowledge output timing Transmit mode: indicates that the receiving device has not acknowledged the data

General Call Address Recognition Flag

0	General call address not recognized Cleared when ICDR data is written (transmit mode) or read (receive mode) Cleared by reading ADZ = 1, then writing 0
1	General call address recognized Set when the general call address is detected in slave receive mode

Slave Address Recognition Flag

0	Slave address or general call address not recognized (Initial value) Cleared when ICDR data is written (transmit mode) or read (receive mode) Cleared by reading AAS = 1, then writing 0
1	Slave address or general call address recognized Set when the slave address or general call address is detected in slave receive mode

Arbitration Lost Flag

0	Bus arbitration won Cleared when ICDR data is written (transmit mode) or read (receive mode) Cleared by reading AL = 1, then writing 0
1	Arbitration lost Set if the internal SDA and bus line disagree at the rise of SCL in master transmit mode Set if the internal SCL is high at the fall of SCL in master transmit mode

Start Condition/Stop Condition Prohibit

0	Writing 0 issues a start or stop condition, in combination with BBSY
1	Reading always results in 1 Writing is ignored

I²C Bus Interface Interrupt Request Flag

0	Waiting for transfer, or transfer in progress Cleared by reading IRIC = 1, then writing 0
1	Interrupt requested Set to 1 at the following times: Master mode • End of data transfer • Bus arbitration lost Slave mode (when FS = 0) • When the slave address is matched, and whenever a data transfer ends at timing of a retransmit start condition after address matching or a stop condition is detected • When a general call address is detected, and whenever a data transfer ends at timing of a retransmit start condition after address detection or a stop condition is detected Slave mode (when FS = 1) • End of data transfer

Bus Busy

0	Bus is free Cleared by detection of a stop condition
1	Bus is busy Set by detection of a start condition

Note: * Only 0 can be written, to clear the flag.

HITACHI

Bit	7	6	5	4	3	2	1	0
	C/$\overline{\text{A}}$	CHR	PE	O/$\overline{\text{E}}$	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock Select

0	0	ϕ clock
0	1	$\phi_P/4$ clock
1	0	$\phi_P/16$ clock
1	1	$\phi_P/64$ clock

Multiprocessor Mode

0	Multiprocessor function disabled
1	Multiprocessor format selected

Stop Bit Length

0	One stop bit
1	Two stop bits

Parity Mode

0	Even parity
1	Odd parity

Parity Enable

0	Transmit: No parity bit added. Receive: Parity bit not checked.
1	Transmit: Parity bit added. Receive: Parity bit checked.

Character Length

0	8-bit data length
1	7-bit data length

Communication Mode

0	Asynchronous
1	Synchronous

Note: Bit functions are the same as for SCI1.

667

HITACHI

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Constant that determines the bit rate

Note: Bit functions are the same as for SCI1.

HITACHI

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Clock Enable 0

0	Asynchronous serial clock not output
1	Asynchronous serial clock output at SCK pin

Clock Enable 1

0	Internal clock
1	External clock

Transmit End Interrupt Enable

0	TSR-empty interrupt request is disabled.
1	TSR-empty interrupt request is enabled.

Multiprocessor Interrupt Enable

0	Multiprocessor receive interrupt function is disabled.
1	Multiprocessor receive interrupt function is enabled.

Receive Enable

0	Receive disabled
1	Receive enabled

Transmit Enable

0	Transmit disabled
1	Transmit enabled

Receive Interrupt Enable

0	Receive-end interrupt and receive-error interrupt requests are disabled.
1	Receive-end interrupt and receive-error interrupt requests are enabled.

Transmit Interrupt Enable

0	TDR-empty interrupt request is disabled.
1	TDR-empty interrupt request is enabled.

Note: Bit functions are the same as for SCI1.

HITACHI

669

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transmit data

Note: Bit functions are the same as for SCI1.

HITACHI

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Multiprocessor Bit Transfer

0	Multiprocessor bit = 0 in transmit data.
1	Multiprocessor bit = 1 in transmit data.

Multiprocessor Bit

0	Multiprocessor bit = 0 in receive data.
1	Multiprocessor bit = 1 in receive data.

Transmit End

0	Cleared by reading TDRE = 1, then writing 0 in TDRE.
1	Set to 1 when TE = 0, or when TDRE = 1 at the end of character transmission.

Parity Error

0	Cleared by reading PER = 1, then writing 0 in PER.
1	Set when a parity error occurs (parity of receive data does not match parity selected by O/$\overline{E}$ bit in SMR).

Framing Error

0	Cleared by reading FER = 1, then writing 0 in FER.
1	Set when a framing error occurs (stop bit is 0).

Overrun Error

0	Cleared by reading ORER = 1, then writing 0 in ORER.
1	Set when an overrun error occurs (next data is completely received while RDRF bit is set to 1).

Receive Data Register Full

0	Cleared by reading RDRF = 1, then writing 0 in RDRF.
1	Set when one character is received normally and transferred from RSR to RDR.

Transmit Data Register Empty

0	Cleared by reading TDRE = 1, then writing 0 in TDRE.
1	Set when: 1. Data is transferred from TDR to TSR. 2. TE is cleared while TDRE = 0.

Note: * Software can write a 0 in bits 7 to 3 to clear the flags, but cannot write a 1 in these bits. Bit functions are the same as for SCI1.

671

HITACHI

RDR—Receive Data Register   H'DD   SCI0

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Receive data

Note: Bit functions are the same as for SCI1.

ICDR—I²C Bus Data Register   H'DE   I²C

Bit	7	6	5	4	3	2	1	0
	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0
Initial value	—	—	—	—	—	—	—	—
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transmit/receive data

SAR—Slave Address Register   H'DF   I²C

Bit	7	6	5	4	3	2	1	0
	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Slave address

Format Select

0	Addressing format, slave address recognized
1	Non-addressing format

672

HITACHI

Bit	7	6	5	4	3	2	1	0
	MLS	WAIT	—	—	—	BC2	BC1	BC0
Initial value	0	0	1	1	1	0	0	0
Read/Write	R/W	R/W	—	—	—	R/W	R/W	R/W

Bit Counter

BC2	BC1	BC0	Bits/Frame	
			Serial Mode	Acknowledgement Mode
0	0	0	8	9
		1	1	2
	1	0	2	3
		1	3	4
1	0	0	4	5
		1	5	6
	1	0	6	7
		1	7	8

Wait Insertion Bit

0	Data and acknowledge transferred consecutively
1	Wait inserted between data and acknowledge

MSB-First/LSB-First

0	MSB-first
1	LSB-first

HITACHI

ADDRA (H and L)—A/D Data Register A   H'E0, H'E1   A/D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

ADDRAH   ADDRAL

A/D Conversion Data
10-bit data giving an A/D conversion result

Reserved Bits

ADDRB (H and L)—A/D Data Register B   H'E2, H'E3   A/D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

ADDRBH   ADDRBL

A/D Conversion Data
10-bit data giving an A/D conversion result

Reserved Bits

ADDRC (H and L)—A/D Data Register C   H'E4, H'E5   A/D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

ADDRCH   ADDRCL

A/D Conversion Data
10-bit data giving an A/D conversion result

Reserved Bits

HITACHI

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

ADDRDH   ADDRDL

A/D Conversion Data   **Reserved Bits**
10-bit data giving an A/D conversion result

675

HITACHI

Bit	7	6	5	4	3	2	1	0
	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Channel Select

CH2	CH1	CH0	Single Mode	Scan Mode
0	0	0	AN_0	AN_0
		1	AN_1	AN_0, AN_1
	1	0	AN_2	AN_0 to AN_2
		1	AN_3	AN_0 to AN_3
1	0	0	AN_4	AN_4
		1	AN_5	AN_4, AN_5
	1	0	AN_6	AN_4 to AN_6
		1	AN_7	AN_4 to AN_7

Clock Select

0	Conversion time = 266 states (max)
1	Conversion time = 134 states (max)

Note: When $\varnothing_P = \varnothing$

Scan Mode

0	Single mode
1	Scan mode

A/D Start

0	A/D conversion is halted.
1	1. Single mode: One A/D conversion is performed, then this bit is automatically cleared to 0. 2. Scan mode: A/C conversion starts and continues cyclically on all selected channels until 0 is written in this bit.

A/D Interrupt Enable

0	The A/D interrupt request (ADI) is disabled.
1	The A/D interrupt request (ADI) is enabled.

A/D End Flag

0	Cleared from 1 to 0 when CPU reads ADF = 1, then writes 0 in ADF.
1	Set to 1 at the following times: 1. Single mode: at the completion of A/D conversion 2. Scan mode: when all selected channels have been converted.

Note: * Only 0 can be written, to clear the flag.

676

HITACHI

ADCR—A/D Control Register H'E9 A/D

Bit	7	6	5	4	3	2	1	0
	TRGE	—	—	—	—	—	—	—
Initial value	0	1	1	1	1	1	1	1
Read/Write	R/W	—	—	—	—	—	—	—

Trigger Enable

0	ADTRG is disabled.
1	ADTRG is enabled. A/D conversion can be started by external trigger, or by software.

HICR—Host Interface Control Register H'F0 HIF

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	IBFIE2	IBFIE1	FGA20E
Initial value	1	1	1	1	1	0	0	0
Host Read/Write	—	—	—	—	—	—	—	—
Slave Read/Write	—	—	—	—	—	R/W	R/W	R/W

Fast Gate A20 Enable

0	Fast A20 gate function disabled
1	Fast A20 gate function enabled

Input Buffer Full Interrupt Enable 1

0	IDR1 input buffer full interrupt disabled
1	IDR1 input buffer full interrupt enabled

Input Buffer Full Interrupt Enable 2

0	IDR2 input buffer full interrupt disabled
1	IDR2 input buffer full interrupt enabled

677

HITACHI

KMIMR—Keyboard Matrix Interrupt Mask Register   H'F1   HIF

Bit	7	6	5	4	3	2	1	0
	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0
Initial value	1	0	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Keyboard Matrix Interrupt Mask

0	Key-sense input interrupt request enabled
1	Key-sense input interrupt request disabled (initial value)*

Note: * Initial value of KMIMR6 is 0.

KMPCR—Port 6 Input Pull-Up Control Register   H'F2   HIF (port 6)

Bit	7	6	5	4	3	2	1	0
	KM_7PCR	KM_6PCR	KM_5PCR	KM_4PCR	KM_3PCR	KM_2PCR	KM_1PCR	KM_0PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 6 Input Pull-Up Control

0	Input pull-up transistor is off. (initial value)
1	Input pull-up transistor is on.

KMIMRA—Keyboard Matrix Interrupt Mask Register A H'F3   HIF

Bit	7	6	5	4	3	2	1	0
	KMIMR15	KMIMR14	KMIMR13	KMIMR12	KMIMR11	KMIMR10	KMIMR9	KMIMR8
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Keyboard Matrix Interrupt Mask

0	Key-sense input interrupt request enabled
1	Key-sense input interrupt request disabled (initial value)

678

HITACHI

IDR1—Input Data Register 1   H'F4   HIF

Bit	7	6	5	4	3	2	1	0
	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
Initial value	—	—	—	—	—	—	—	—
Host Read/Write	W	W	W	W	W	W	W	W
Slave Read/Write	R	R	R	R	R	R	R	R

Input data (command or data input from host processor)

ODR1—Output Data Register 1   H'F5   HIF

Bit	7	6	5	4	3	2	1	0
	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
Initial value	—	—	—	—	—	—	—	—
Host Read/Write	R	R	R	R	R	R	R	R
Slave Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Output data (data output to host processor)

679

HITACHI

STR1—Status Register 1   H'F6   HIF

Bit	7	6	5	4	3	2	1	0
	DBU	DBU	DBU	DBU	C/$\overline{\text{D}}$	DBU	IBF	OBF
Initial value	0	0	0	0	0	0	0	0
Host Read/Write	R	R	R	R	R	R	R	R
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R

Output Buffer Full

0	Host has read ODR1
1	Slave has written to ODR1

Input Buffer Full

0	Slave has read IDR1
1	Host has written to IDR1

Defined By User

Command/Data

0	IDR1 contains data
1	IDR1 contains a command

Defined By User

DADR0—D/A Data Register 0   H'F8   D/A

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data to be converted

HITACHI

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data to be converted

DACR—D/A Control Register H'FA **D/A**

Bit	7	6	5	4	3	2	1	0
	DAOE1	DAOE0	DAE					
Initial value	0	0	0	1	1	1	1	1
Read/Write	R/W	R/W	R/W	—	—	—	—	—

D/A Enable

Bit 7	Bit 6	Bit 5	Description
DAOE1	DAOE0	DAE	
0	0	—	Channels 0 and 1 disabled
	1	0	Channel 0 enabled, channel 1 disabled
		1	Channels 0 and 1 enabled
1	0	0	Channel 0 disabled, channel 1 enabled
		1	Channels 0 and 1 enabled
	1	—	Channels 0 and 1 enabled

D/A Output Enable 0

0	Analog output at DA0 disabled
1	Analog conversion in channel 0 and output at DA0 enabled

D/A Output Enable 1

0	Analog output at DA1 disabled
1	Analog conversion in channel 1 and output at DA1 enabled

681

HITACHI

IDR2—Input Data Register 2   H'FC   HIF

Bit	7	6	5	4	3	2	1	0
	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
Initial value	—	—	—	—	—	—	—	—
Host Read/Write	W	W	W	W	W	W	W	W
Slave Read/Write	R	R	R	R	R	R	R	R

Input data (command or data input from host processor)

ODR2—Output Data Register 2   H'FD   HIF

Bit	7	6	5	4	3	2	1	0
	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
Initial value	—	—	—	—	—	—	—	—
Host Read/Write	R	R	R	R	R	R	R	R
Slave Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Output data (data output to host processor)

682

HITACHI

Bit	7	6	5	4	3	2	1	0
	DBU	DBU	DBU	DBU	C/$\overline{\text{D}}$	DBU	IBF	OBF
Initial value	0	0	0	0	0	0	0	0
Host Read/Write	R	R	R	R	R	R	R	R
Slave Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R

Output Buffer Full

0	Host has read ODR2
1	Slave has written to ODR2

Input Buffer Full

0	Slave has read IDR2
1	Host has written to IDR2

Defined By User

Command/Data

0	IDR2 contains data
1	IDR2 contains a command

Defined By User

HITACHI

Appendix C I/O Port Block Diagrams

Note: "Reset" here means "reset + hardware standby."

C.1   Port 1 Block Diagram

WP1P: Write to P1PCR
WP1D: Write to P1DDR
WP1:   Write to port 1
RP1P: Read P1PCR
RP1:   Read port 1
n = 0 to 7

Note: ∗ Set priority

Figure C.1   Port 1 Block Diagram

HITACHI

C.2   Port 2 Block Diagram

WP2P: Write to P2PCR
WP2D: Write to P2DDR
WP2:   Write to port 2
RP2P: Read P2PCR
RP2:   Read port 2
n = 0 to 7

Note: * Set priority

Figure C.2   Port 2 Block Diagram

685

HITACHI

C.3   Port 3 Block Diagram

Figure C.3   Port 3 Block Diagram

HITACHI

Figure C.4 (a)   Port 4 Block Diagram (Pins P4$_0$, P4$_2$)

687

HITACHI

Figure C.4 (b)   Port 4 Block Diagram (Pins P4₁, P4₆, P4₇)

Within the figure:

Reset

R
Q   D
P4nDDR
C

WP4D

Reset

R
Q   D
P4nDR
C

WP4

Internal data bus

8-bit timer

Output enable

8-bit timer output

PWM timer output

P4n

RP4

WP4D: Write to P4DDR
WP4:   Write to port 4
RP4:   Read port 4
n = 1, 6, 7

HITACHI

Figure C.4 (c)   Port 4 Block Diagram (Pins P4$_3$, P4$_5$)

HITACHI

689

Figure C.4 (d)   Port 4 Block Diagram (Pin P4$_4$)

WP4D: Write to P4DDR
WP4:   Write to port 4*
RP4:   Read port 4

Note: * Refer to table 14.9.

HITACHI

C.5   Port 5 Block Diagrams

Figure C.5 (a)   Port 5 Block Diagram (Pin P5$_0$)

WP5D: Write to P5DDR
WP5:   Write to port 5
RP5:   Read port 5

HITACHI

Figure C.5 (b)   Port 5 Block Diagram (Pin P5$_1$)

WP5D: Write to P5DDR
WP5:   Write to port 5
RP5:   Read port 5

HITACHI

Figure C.5 (c)   Port 5 Block Diagram (Pin P5$_2$)

WP5D: Write to P5DDR
WP5:   Write to port 5
RP5:   Read port 5

HITACHI

693

C.6   Port 6 Block Diagrams

WP6D: Write to P6DDR
WP6:   Write to port 6
RP6:   Read port 6
RP6P: Read KMPCR
WP6P: Write to KMPCR
n = 0, 2, 3, 4, 5

Figure C.6 (a)   Port 6 Block Diagram (Pins $P6_0$, $P6_2$, $P6_3$, $P6_4$, $P6_5$)

694

HITACHI

Figure C.6 (b)   Port 6 Block Diagram (Pin P6$_1$)

WP6D: Write to P6DDR
WP6:   Write to port 6
RP6:   Read port 6
RP6P: Read KMPCR
WP6P: Write to KMPCR

695

HITACHI

Figure C.6 (c)   Port 6 Block Diagram (Pin P6$_6$)

WP6D: Write to P6DDR
WP6:   Write to port 6
RP6:   Read port 6
RP6P: Read KMPCR
WP6P: Write to KMPCR

696

HITACHI

Figure C.6 (d)   Port 6 Block Diagram (Pin P6$_7$)

WP6D: Write to P6DDR
WP6:   Write to port 6
RP6:   Read port 6
RP6P: Read KMPCR
WP6P: Write to KMPCR

HITACHI

C.7 Port 7 Block Diagrams


Figure C.7 (a)   Port 7 Block Diagram (Pins P7$_0$ to P7$_5$)

Figure C.7 (b)   Port 7 Block Diagram (Pins P7$_6$ and P7$_7$)

HITACHI

Figure C.8 (a)   Port 8 Block Diagram (Pin P8$_0$)

WP8D: Write to P8DDR
WP8:   Write to port 8
RP8:   Read port 8

HITACHI

Figure C.8 (b)   Port 8 Block Diagram (Pin P8₁)

WP8D: Write to P8DDR
WP8:   Write to port 8
RP8:   Read port 8

HITACHI

Figure C.8 (c)   Port 8 Block Diagram (Pins P8$_2$, P8$_3$)

WP8D: Write to P8DDR
WP8:   Write to port 8
RP8:   Read port 8
n = 2, 3

HITACHI

701

Figure C.8 (d)   Port 8 Block Diagram (Pin P8$_4$)

WP8D: Write to P8DDR
WP8:   Write to port 8
RP8:   Read port 8

HITACHI

Figure C.8 (e)   Port 8 Block Diagram (Pin P8₅)

WP8D: Write to P9DDR
WP8:   Write to port 8
RP8:   Read port 8

HITACHI

Figure C.8 (f)   Port 8 Block Diagram (Pin P8$_6$)

WP8D: Write to P8DDR
WP8:   Write to port 8
RP8:   Read port 8

Note: For a block diagram when the SCL pin function is selected, see section 13,
   I^{2}C Bus Interface.

704

HITACHI

C.9 Port 9 Block Diagrams

Figure C.9 (a)   Port 9 Block Diagram (Pin P9$_0$)

WP9D: Write to P9DDR
WP9:   Write to port 9
RP9:   Read port 9

HITACHI

Figure C.9 (b)   Port 9 Block Diagram (Pin P9$_1$)

WP9D: Write to P9DDR
WP9: Write to port 9
RP9: Read port 9

HITACHI

Figure C.9 (c)   Port 9 Block Diagram (Pin P9$_2$)

WP9D: Write to P9DDR
WP9:   Write to port 9
RP9:   Read port 9

707

HITACHI

Figure C.9 (d)   Port 9 Block Diagram (Pins P9$_3$, P9$_4$, P9$_5$)

WP9D: Write to P9DDR
WP9:   Write to port 9
RP9:   Read port 9
n = 3, 4, 5

708

HITACHI

Figure C.9 (e)   Port 9 Block Diagram (Pin P9₆)

WP9D: Write to P9DDR
RP9:   Read port 9

Note: * Set priority

709

HITACHI

Figure C.9 (f)   Port 9 Block Diagram (Pin P9$_7$)

WP9D: Write to P9DDR
WP9:   Write to port 9
RP9:   Read port 9

Note: For a block diagram when the SDA pin function is selected, see section 13, I^{2}C Bus Interface.

HITACHI

C.10   Port A Block Diagram

WPAD: Write to PADDR
WPA: Write to port A
RPA: Read port A
n = 0 to 7

Note: For a block diagram when pins PA_7 to PA_4 are used as bus buffer input/output pins, see section 13, I^2C Bus Interface.

Figure C.10   Port A Block Diagram (Pins PA_0 to PA_7)

HITACHI

C.11   Port B Block Diagram

Figure C.11   Port B Block Diagram

WPBD: Write to PBDDR
WPB: Write to port B
RPB: Read port B
n = 0 to 7

HITACHI

Appendix D Port States in Each Processing State

Table D.1   Port States

Port Name (Multiplexed Pin Names)	Mode	Reset	Hardware Standby Mode	Software Standby Mode	Sleep Mode	Program Execution State (Normal Operation)
$P1_7$ to $P1_0$	1	L	T	L	keep[*1]	A_7 to A_0
A_7 to A_0	2	T		(DDR = 1) L (DDR = 0) keep		Address/ input port
	3			keep		I/O port
$P2_7$ to $P2_0$	1	L	T	L	keep[*1]	A_{15} to A_8
A_{15} to A_8	2	T		(DDR = 1) L (DDR = 0) keep		Address/ input port
	3			keep		I/O port
$P3_7$ to $P3_0$	1	T	T	T	T	D_7 to D_0
D_7 to D_0	2					
	3			keep	keep	I/O port
$P4_7$ to $P4_0$	1	T	T	keep[*2]	keep	I/O port
	2					
	3					
$P5_2$ to $P5_0$	1	T	T	keep[*2]	keep	I/O port
	2					
	3					
$P6_7$ to $P6_0$	1	T	T	keep[*2]	keep	I/O port
	2					
	3					
$P7_7$ to $P7_0$	1	T	T	T	T	Input port
	2					
	3					

HITACHI

Port Name (Multiplexed Pin Names)	Mode	Reset	Hardware Standby Mode	Software Standby Mode	Sleep Mode	Program Execution State (Normal Operation)
$P8_6$ to $P8_0$	1	T	T	keep[*2]	keep	I/O port
	2					
	3					
$P9_7/\overline{WAIT}$	1	T	T	T/keep[*2]	T/keep	$\overline{WAIT}$/ I/O port
	2					
	3			keep[*2]	keep	I/O port
$P9_6/\emptyset$	1	Clock output	T	H	Clock output	Clock output
	2					
	3	T		(DDR = 1) H (DDR = 0) T	(DDR = 1) Clock output (DDR = 0) T	(DDR = 1) Clock output (DDR = 0) Input port
$P9_5$ to $P9_3$, $\overline{AS}$, $\overline{WR}$, $\overline{RD}$	1	H	T	H	H	$\overline{AS}$, $\overline{WR}$, $\overline{RD}$
	2					
	3	T		keep	keep	I/O port
$P9_2$ to $P9_0$	1	T	T	keep	keep	I/O port
	2					
	3					
PA_7 to PA_0	1	T	T	keep[*2]	keep	I/O port
	2					
	3					
PB_7 to PB_0	1	T	T	keep[*2]	keep	I/O port
	2					
	3					

Legend:

H: High level

L: Low level

T: High impedance

keep: Input port becomes high-impedance (when DDR = 0 and PCR = 1, MOS input pull-ups remain on), output port retains state

Notes: *1 With address outputs, the last address accessed is retained.

*2 As on-chip supporting modules are initialized, becomes an I/O port determined by DDR and DR.

HITACHI

# Appendix E   Timing of Transition to and Recovery from Hardware Standby Mode

Timing of Transition to Hardware Standby Mode

(1) To retain RAM contents when the RAME bit in SYSCR is set to 1, drive the $\overline{\text{RES}}$ signal low 10 system clock cycles before the $\overline{\text{STBY}}$ signal goes low, as shown below. $\overline{\text{RES}}$ must remain low until $\overline{\text{STBY}}$ goes low (minimum delay from $\overline{\text{STBY}}$ low to $\overline{\text{RES}}$ high: 0 ns).

(2) When the RAME bit in SYSCR is cleared to 0 or when it is not necessary to retain RAM contents, $\overline{\text{RES}}$ does not have to be driven low as in (1).

Timing of Recovery From Hardware Standby Mode: Drive the $\overline{\text{RES}}$ signal low approximately 100 ns before $\overline{\text{STBY}}$ goes high.

715

HITACHI

Appendix F Option Lists

HD6433437, HD6433436, HD6433434 Option List

Please check off the appropriate applications and enter the necessary information.

Date of order	
Customer	
Department	
Name	
ROM code name	
LSI number (Hitachi entry)	

1 ROM Size

☐ HD6433434: 32-kbyte
☐ HD6433436: 48-kbyte
☐ HD6433437: 60-kbyte

2 System Oscillator

☐ Crystal oscillator	f = MHz
☐ External clock	f = MHz

3 Power Supply Voltage/Maximum Operating Frequency

☐ V_{CC} = 4.5 V to 5.5 V (16 MHz max.)
☐ V_{CC} = 4.0 V to 5.5 V (12 MHz max.)
☐ V_{CC} = 2.7 V to 5.5 V (10 MHz max.)

Notes: 1. Please select the power supply voltage/operating frequency version according to the power supply voltage used.

Example: For use at V_{CC} = 4.5 V to 5.5 V/f = 10 MHz, select V_{CC} = 4.5 V to 5.5 V (16 MHz max.).

2. The power supply voltage and maximum operating frequency of the selected version should also be entered on the Single-Chip Microcomputer Ordering Specifications Sheet.

716

HITACHI

ROM code name	
LSI number (Hitachi entry)	

4 I^{2}C Bus Option

☐ I^{2}C bus used
☐ I^{2}C bus not used

Notes: 1. The "I^{2}C bus used" option includes all cases where data transfer is performed via the SCL and SDA pins using the on-chip I^{2}C bus interface function (hardware module). If the I^{2}C bus interface function (hardware module) is used, various bus interfaces with different bus specifications and names are also included in "I^{2}C bus used". The case in which only the bus drive function of pins PA7 to PA4 in port A is used is not included.

2. When "I^{2}C bus not used" is selected, values cannot be set in registers relating to the I^{2}C bus interface (ICCR, ICSR, ICDR, ICMR). These register always read H'FF. With emulators, and ZTAT and F-ZTAT versions, the "I^{2}C bus used" option is selected. If the "I^{2}C bus not used" option is selected, it is essential to ensure that I^{2}C bus interface related registers are not accessed.

For the Microcomputer Family item in 1. Basic Specifications in the Single-Chip Microcomputer Ordering Specifications Sheet∗, please specify the appropriate item from the table below according to the combination of items 1 and 4 above. If the "I^{2}C bus used" option is selected, please also specify this in Special Specifications (Product Specifications, Mark Specifications, etc.) in 1. Basic Specifications.

∗ Please contact the relevant sales department for information on the Single-Chip Microcomputer Ordering Specifications Sheet.

| ROM Size | I^{2}C | |
	I^{2}C bus used	I^{2}C bus not used
32-kbyte	HD6433434W	HD6433434
48-kbyte	HD6433436W	HD6433436
60-kbyte	HD6433437W	HD6433437

717

HITACHI

Appendix G   Product Code Lineup

Table G.1   H8/3437 Series Product Code Lineup

Product Type			Product Code	Mark Code	Package (Hitachi Package Code)
H8/3437	Flash memory version	Dual-power-supply F-ZTAT version	HD64F3437F16	HD64F3437F16	100-pin QFP (FP-100B)
			HD64F3437FLH16	HD64F3437F16	
			HD64F3437TF16	HD64F3437TF16	100-pin TQFP (TFP-100B)
			HD64F3437TFLH16	HD64F3437TF16	
		Single-power-supply F-ZTAT version	HD64F3437SF16	HD64F3437F16	100-pin QFP (FP-100B)
			HD64F3437STF16	HD64F3437TF16	100-pin TQFP (TFP-100B)
	PROM version	ZTAT version	HD6473437F16	HD6473437F16	100-pin QFP (FP-100B)
			HD6473437TF16	HD6473437TF16	100-pin TQFP (TFP-100B)
	Mask ROM version	With I^2C interface	HD6433437WF	HD6433437W(***)F	100-pin QFP (FP-100B)
			HD6433437WTF	HD6433437W(***)TF	100-pin TQFP (TFP-100B)
		Without I^2C interface	HD6433437F	HD6433437(***)F	100-pin QFP (FP-100B)
			HD6433437TF	HD6433437(***)TF	100-pin TQFP (TFP-100B)
H8/3436	Mask ROM version	With I^2C interface	HD6433436WF	HD6433436W(***)F	100-pin QFP (FP-100B)
			HD6433436WTF	HD6433436W(***)TF	100-pin TQFP (TFP-100B)
		Without I^2C interface	HD6433436F	HD6433436(***)F	100-pin QFP (FP-100B)
			HD6433436TF	HD6433436(***)TF	100-pin TQFP (TFP-100B)
H8/3434	Flash memory version	F-ZTAT version	HD64F3434F16	HD64F3434F16	100-pin QFP (FP-100B)
			HD64F3434FLH16	HD64F3434F16	
			HD64F3434TF16	HD64F3434TF16	100-pin TQFP (TFP-100B)
			HD64F3434TFLH16	HD64F3434TF16	
	PROM version	ZTAT version	HD6473434F16	HD6473434F16	100-pin QFP (FP-100B)
			HD6473434TF16	HD6473434TF16	100-pin TQFP (TFP-100B)
	Mask ROM version	With I^2C interface	HD6433434WF	HD6433434W(***)F	100-pin QFP (FP-100B)
			HD6433434WTF	HD6433434W(***)TF	100-pin TQFP (TFP-100B)
		Without I^2C interface	HD6433434F	HD6433434(***)F	100-pin QFP (FP-100B)
			HD6433434TF	HD6433434(***)TF	100-pin TQFP (TFP-100B)

Note: (***) in mask ROM versions is the ROM code.

HITACHI

The I^{2}C interface is an option. Please note the following points when using this optional function.

1. Notify your Hitachi sales representative that you will be using an optional function.
2. With mask ROM versions, optional functions can be used if the product code includes the letter W (e.g. HD6433437WF, HD6433434WTF).
3. The product code is the same for ZTAT versions, but please be sure to notify Hitachi if you are going to use this optional function.

HITACHI

Appendix H   Package Dimensions

Figure H.1 shows the dimensions of the FP-100B package. Figure H.2 shows the dimensions of the TFP-100B package.

Unit: mm

16.0 ± 0.3

□ 14

75   51

76   50

16.0 ± 0.3

0.5

100   26

1   25

*0.22 ± 0.05 / 0.20 ± 0.04

⊕ 0.08 Ⓜ

1.0

2.70

3.05 Max

0.12 +0.13 −0.12

⌒ 0.10

*0.17 ± 0.05 / 0.15 ± 0.04

1.0

0° − 8°

0.5 ± 0.2

*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-100B
JEDEC	—
JEITA	Conforms
Mass (reference value)	1.2 g

Figure H.1   Package Dimensions (FP-100B)

HITACHI

Figure H.2   Package Dimensions (TFP-100B)

16.0 ± 0.2

□14

75

51

76

50

16.0 ± 0.2

0.5

100

26

1

25

*0.22 ± 0.05

0.20 ± 0.04

⊕ 0.08 Ⓜ

1.20 Max

1.00

1.0

*0.17 ± 0.05

0.15 ± 0.04

0.10 ± 0.10

△ 0.10

1.0

0° − 8°

0.5 ± 0.1

*Dimension including the plating thickness

Base material dimension

Hitachi Code	TFP-100B
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.5 g

721

HITACHI

722

HITACHI

H8/3437 Series Hardware Manual

Publication Date:	1st Edition, September 1994
	7th Edition, March 2002
Published by:	Business Planning Division
	Semiconductor & Integrated Circuits
	Hitachi, Ltd.
Edited by:	Technical Documentation Group
	Hitachi Kodaira Semiconductor