MC34071,2,4 MC35071,2,4 MC33071,2,4

High Slew Rate, Wide Bandwidth, Single Supply Operational Amplifiers

Quality bipolar fabrication with innovative design concepts are employed for the MC33071/72/74, MC34071/72/74, MC35071/72/74 series of monolithic operational amplifiers. This series of operational amplifiers offer 4.5 MHz of gain bandwidth product, 13 V/ μ s slew rate and fast setting time without the use of JFET device technology. Although this series can be operated from split supplies, it is particularly suited for single supply operation, since the common mode input voltage range includes ground potential (VEE). With A Darlington input stage, this series exhibits high input resistance, low input offset voltage and high gain. The all NPN output stage, characterized by no deadband crossover distortion and large output voltage swing, provides high capacitance drive capability, excellent phase and gain margins, low open-loop high frequency output impedance and symmetrical source/sink AC frequency response.

The MC33071/72/74, MC34071/72/73, MC35071/72/74 series of devices are available in standard or prime performance (A Suffix) grades and are specified over the commercial, industrial/vehicular or military temperature ranges. The complete series of single, dual and quad operational amplifiers are available in the plastic, ceramic DIP and SOIC surface mount packages.

Wide Bandwidth: 4.5 MHz
High Slew Rate: 13 V/µs

Fast Settling Time: 1.1 μs to 0.1%

Wide Single Supply Operation: 3.0 V to 44 V

• Wide Input Common Mode Voltage Range: Includes Ground (VFF)

Low Input Offset Voltage: 3.0 mV Maximum (A Suffix)

Large Output Voltage Swing: −14.7 V to +14 V (with ±15 V Supplies)

• Large Capacitance Drive Capability: 0 pF to 10,000 pF


• Low Total Harmonic Distortion: 0.02%


Excellent Phase Margin: 60°
Excellent Gain Margin: 12 dB
Output Short Circuit Protection

• ESD Diodes/Clamps Provide Input Protection for Dual, and Quad

ORDERING INFORMATION

Op Amp Function	Device	Temperature Range	Package
Single	MC34071P, AP MC34071D, AD MC34071U, AU	0° to +70°C	Plastic DIP SO-8 Ceramic DIP
	MC33071P, AP MC33071D, AD MC33071U, AU	−40° to +85°C	Plastic DIP SO-8 Ceramic DIP
	MC35071U, AU	–55° to +125°C	Ceramic DIP
Dual	MC34072P, AP MC34072D, AD MC34072U, AU	0° to +70°C	Plastic DIP SO-8 Ceramic DIP
	MC33072P, AP MC33072D, AD MC33072U, AU	40° to +85°C	Plastic DIP SO-8 Ceramic DIP
	MC35072U, AU	–55° to +125°C	Ceramic DIP
Quad	MC34074P, AP MC34074D, AD MC34074L, AL	0° to +70°C	Plastic DIP SO-14 Ceramic DIP
	MC33074P, AP MC33074D, AD MC33074L, AL	–40° to +85°C	Plastic DIP SO-14 Ceramic DIP
	MC35074L, AL	-55° to +125°C	Ceramic DIP






MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply Voltage (from VEE to VCC)	VS	+44	٧	
Input Differential Voltage Range	V _{IDR}	Note 1	٧	
Input Voltage Range	VIR	Note 1	٧	
Output Short Circuit Duration (Note 2)	tsc	Indefinite	sec	
Operating Junction Temperature Ceramic Package Plastic Package	TJ	+160 +150	°C	
Storage Temperature Range Ceramic Package Plastic Package	T _{stg}	-65 to +160 -60 to +150	°C	

NOTES: 1. Either or both input voltages should not exceed the magnitude of V_{CC} or V_{EE}.

Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded (see Figure 1).

Equivalent Circuit Schematic (Each Amplifier)




ELECTRICAL CHARACTERISTICS $\{V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, R_L = \text{connected to ground, unless otherwise noted.}$ See [Note 3] for $T_A = T_{low}$ to T_{high})

		A Suffix			l			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (R _S = 100 Ω , V _{CM} = 0 V, V _O = 0 V) V _{CC} = +15 V, V _{EE} = -15 V, T _A = +25°C V _{CC} = +5.0 V, V _{EE} = 0 V, T _A = +25°C V _{CC} = +15 V, V _{EE} = -15 V, T _A = T _{low} to T _{high}	VIO		0.5 0.5 —	3.0 3.0 5.0	_ _ _	1.0 1.5 —	5.0 5.0 7.0	mV
Average Temperature Coefficient of Input Offset Voltage RS = 10 Ω , V _{CM} = 0 V, V _O = 0 V, T _A = T _{low} to Thigh	ΔV _{IO} /ΔT		10	_	_	10	_	μV/°C
Input Bias Current ($V_{CM} = 0 \text{ V}, V_O = 0 \text{ V}$) $T_A = +25^{\circ}C$ $T_A = T_{low} \text{ to } T_{high}$	IIB	_	100	500 700	<u>-</u>	100	500 700	nA
Input Offset Current ($V_{CM} = 0 \text{ V}, V_{O} = 0 \text{V}$) $T_{A} = +25^{\circ}\text{C}$ $T_{A} = T_{low} \text{ to } T_{high}$	lo	_	6.0	50 300	_	6.0 —	75 300	nA
Input Common Mode Voltage Range TA = +25°C TA = Tlow to Thigh	VICR	V _{EE} to (V _{CC} -1.8)		VEE to (VCC -1.8) VEE to (VCC -2.2)		VEE to (VCC -1.8) VEE to (VCC -2.2)		V
Large Signal Voltage Gain ($V_O = \pm 10 \text{ V}$, $R_L = 2.0 \text{ k}\Omega$) $T_A = +25^{\circ}C$ $T_A = T_{low}$ to T_{high}	AVOL	50 25	100	_	25 20	100 —	<u> </u>	V/mV
Output Voltage Swing ($V_{ID} = \pm 1.0 \text{ V}$) $V_{CC} = +5.0 \text{ V}$, $V_{EE} = 0 \text{ V}$, $R_{L} = 2.0 \text{ k}\Omega$, $T_{A} = +25^{\circ}\text{C}$ $V_{CC} = +15 \text{ V}$, $V_{EE} = -15 \text{ V}$, $R_{L} = 10 \text{ k}\Omega$, $T_{A} = +25^{\circ}\text{C}$ $V_{CC} = +15 \text{ V}$, $V_{EE} = -15 \text{ V}$, $R_{L} = 2.0 \text{ k}\Omega$, $T_{A} = T_{IOW}$ to T_{high}	VOH	3.7 13.6 13.4	4.0 14 —		3.7 13.6 13.4	4.0 14 —	_ _ _	V
$\begin{array}{c} V_{CC} = +5.0 \text{ V}, V_{EE} = 0 \text{ V}, R_L = 2.0 \text{ k}\Omega, T_A = +25^{\circ}\text{C} \\ V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, R_L = 10 \text{ k}\Omega, T_A = +25^{\circ}\text{C} \\ V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, R_L = 2.0 \text{ k}\Omega, \\ T_A = T_{low} \text{ to Thigh} \end{array}$	VOL	_ _ _	0.1 -14.7 —	0.3 -14.3 -13.5	_ _ _	0.1 -14.7 —	0.3 -14.3 -13.5	V
Output Short Circuit Current (V _{ID} = 1.0 V, V _O = 0 V, T _A = 25°C) Source Sink	ISC	10 20	30 30	_	10 20	30 30		mA
Common Mode Rejection R _S = 100 kΩ, V _{CM} = V _{ICR} , T _A = 25°C	CMR	80	97		70	97	_	dΒ
Power Supply Rejection (R _S = 100 Ω) V_{CC}/V_{EE} = +16.5 V/–16.5 V to +13.5 V/–13.5 V, T_{A} = 25°C	PSR	80	97	_	70	97		dB
Power Supply Current (Per Amplifier, No Load) VCC = +5.0 V, VEE = 0 V, VO = +2.5 V, TA = +25°C VCC = +15 V, VEE = -15 V, VO = 0 V, TA = +25°C VCC = +15 V, VEE = -15 V, VO = 0 V. TA = Tlow to Thigh	ID		1.6 1.9 —	2.0 2.5 2.8	_ _ _	1.6 1.9	2.0 2.5 2.8	mA

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15 \text{ V}$, $V_{EE} = -15 \text{ V}$, $R_L = \text{connected to ground } T_A = +25 ^{\circ}\text{C}$, unless otherwise noted.)

	L.	A Suffix			Non-Suffix			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Slew Rate (Vin = -10 V to +10 V, RL = 2.0 k Ω , CL = 500 pF) AV = +1.0 AV = -1.0	SR	8.0	10 13	_	8.0	10 13	_	V/µs
Setting Time (10 V Step, $AV = -1.0$) To 0.1% (+1/2 LSB of 9-Bits) To 0.01% (+1/2 LSB of 12-Bits)	t _S	=	1.1	_		1.1 2.2	_	μs
Gain Bandwidth Product (f = 100 kHz)	GBW	3.5	4.5	T _	3.5	4.5		MHz
Power Bandwidth AV = +1.0, R _L = 2.0 k Ω , V _O = 20 V _{p-p} , THD = 5.0%	BW		160	_		160		kHz
Phase margin $ \begin{array}{l} \text{R}_L = 2.0 \text{ k}\Omega \\ \text{R}_L = 2.0 \text{ k}\Omega, \text{C}_L = 300 \text{ pF} \end{array} $	φm		60 40		_ _	60 40	_	Deg
Gain Margin $ \begin{array}{l} \text{R}_L = 2.0 \text{ k}\Omega \\ \text{R}_L = 2.0 \text{ k}\Omega, \text{C}_L = 300 \text{ pF} \end{array} $	Am	_	12 4.0	_	_	12 4.0	_	dB
Equivalent Input Noise Voltage $R_S = 100 \Omega$, $f = 1.0 \text{ kHz}$	en	_	32	-	_	32	_	nV/√Hz
Equivalent Input Noise Current f = 1.0 kHz	in	_	0.22	_		0.22	_	pA/√Hz
Differential Input Resistance V _{CM} = 0 V	R _{IN}	_	150	_	_	150	_	MΩ
Differential Input Capacitance VCM = 0 V	CIN	_	2.5	_	_	2.5	_	pF
Total Harmonic Distortion $A_V = +10$, $R_L = 2.0 \text{ k}\Omega$, $2.0 \text{ V}_{p-p} \le \text{V}_O \le 20 \text{ V}_{p-p}$, $f = 10 \text{ kHz}$	THD	_	0.02	_	_	0.02	_	%
Channel Separation (f = 10 kHz)	_	_	120	_	_	120	_	dB
Open-Loop Output Impedance (f = 1.0 MHz)	ZO	_	30	_	_	30		Ω

Figure 1. Power Supply Configurations







Figure 2. Offset Null Circuit



Offset nulling range is approximately ± 80 mV with a 10 k potentiometer (MC33071, MC34071, MC35071 only).

Figure 3. Maximum Power Dissipation versus Temperature for Package Types




Figure 4. Input Offset Voltage versus Temperature for Representative Units




Figure 5. Input Common Mode Voltage Range versus Temperature




Figure 6. Normalized Input Bias Current versus Temperature




Figure 7. Normalized Input Bias Current versus Input Common Mode Voltage




Figure 8. Split Supply Output Voltage Swing versus Supply Voltage




Figure 9. Split Supply Output Saturation versus Load Current




Figure 10. Single Supply Output Saturation versus Load Resistance to Ground




Figure 11. Single Supply Output Saturation versus Load Resistance to V_{CC}




Figure 12. Output Short Circuit Current versus Temperature




Figure 13. Output Impedance versus Frequency




Figure 14. Output Voltage Swing versus Frequency




Figure 15. Output Distortion versus Frequency




Figure 16. Output Distortion versus
Output Voltage Swing




Figure 17. Open-Loop Voltage Gain versus Temperature




Figure 18. Open-Loop Voltage Gain and Phase versus Frequency




Figure 19. Open-Loop Voltage Gain and Phase versus Frequency




Figure 20. Normalized Gain Bandwidth Produt versus Temperature




Figure 21. Percent Overshoot versus Load Capacitance




Figure 22. Phase Margin versus
Load Capacitance




Figure 23. Gain Margin versus Load Capacitance




Figure 24. Phase Margin versus Temperature




Figure 25. Gain Margin versus Temperature




Figure 26. Phase Margin and Gain Margin versus Differential Source Resistance




Figure 27. Normalized Slew Rate versus Temperature




Figure 28. Output Settling Time




Figure 29. Small Signal Transient Response




Figure 30. Large Signal Transient Reponse




Figure 31. Common Mode Rejection versus Frequency




Figure 32. Power Supply Rejection versus Frequency




Figure 33. Supply Current versus Supply Voltage




Figure 34. Power Supply Rejection versus Temperature




Figure 35. Channel Separation versus Frequency





Figure 36. Input Noise versus Frequency



APPLICATIONS INFORMATION CIRCUIT DESCRIPTION/PERFORMANCE FEATURES

Although the bandwidth, slew rate, and settling time of the MC34071 amplifier series are similar to op amp products utilizing JFET input devices, these amplifiers offer other additional distinct advantages as a result of the PNP transistor differential input stage and an all NPN transistor output stage.

Since the input common mode voltage range of this input stage includes the VEE potential, single supply operation is feasible to as low as 3.0 V with the common mode input voltage at ground potential.

The input stage also allows differential input voltages up to ±44 V, provided the maximum input voltage range is not exceeded. Specifically, the input voltages must range between VEE and VCC supply voltages as shown by the

maximum rating table. In practice, although not recommended, the input voltages can exceed the V_{CC} voltage by approximately 3.0 V and decrease below the V_{EE} voltage by 0.3 V without causing product damage, although output phase reversal may occur. It is also possible to source up to approximately 5.0 mA of current from V_{EE} through either inputs clamping diode without damage or latching, although phase reversal may again occur.

If one or both inputs exceed the upper common mode voltage limit the amplifier output is readily predictable and may be in a low or high state depending on the existing input bias conditions.

Since the input capacitance associated with the small geometry input device is substantially lower (2.5 pF) than the typical JFET input gate capacitance (5.0 pF), better frequency response for a given input source resistance can be achieved using the MC34071 series of amplifiers. This performance feature becomes evident, for example, in fast settling D-to-A current to voltage conversion applications where the feedback resistance can form an input pole with the input capacitance of the op amp. This input pole creates a 2nd order system with the single pole op amp and is therefore detrimental to its settling time. In this context, lower input capacitance is desirable especially for higher values of feedback resistances (lower current DACs). This input pole can be compensated for by creating a feedback zero with a capacitance across the feedback resistance, if necessary, to reduce overshoot. For $2.0 \text{ k}\Omega$ of feedback resistance, the MC34071 series can settle to within 1/2 LSB of 8 bits in 1.0 µs, and within 1/2 LSB of 12-bits in 2.2 µs for a 10 V step. In a inverting unity gain fast settling configuration, the symmetrical slew rate is $\pm 13 \text{ V/}\mu\text{s}$. In the classic noninverting unity gain configuration the output positive slew rate is $+10 \, V/\mu s$, and the corresponding negative slew rate will exceed the positive slew rate as a function of the fall time of the input waveform.

Since the bipolar input device matching characteristics are superior to that of JFETs, a low untrimmed maximum offset voltage of 3.0 mV prime and 5.0 mV downgrade can be economically offered with high frequency performance characteristics. This combination is ideal for low cost precision, high speed quad op amp applications.

The all NPN output stage, shown in its basic form on the equivalent circuit schematic, offers unique advantages over the more conventional NPN/PNP transistor Class AB output stage. A 10 k Ω load resistance can swing within 1.0 V of the positive rail (V_{CC}), and within 0.3 V of the negative rail (V_{EE}), providing a 28.7 V_{p-p} swing from ± 15 V supplies. This large output swing becomes most noticeable at lower supply voltages.

The positive swing is limited by the saturation voltage of the current source transistor Q7, and VBE of the NPN pull up transistor Q17, and the voltage drop associated with the short circuit resistance, R7. The negative swing is limited by the saturation voltage of the pull-down transistor Q16, the voltage drop ILR6, and the voltage drop associated with resistance R7, where IL is the sink load current. For small valued sink currents, the above voltage drops are negligible, allowing the negative swing voltage to approach within millivolts of VEE. For large valued sink currents (>5.0 mA), diode D3 clamps the voltage across R6, thus limiting the negative swing to the saturation voltage of Q16, plus the forward diode drop of D3 (\approx VEE +1.0 V). Thus for a given supply voltage, unprecedented peak-to-peak output voltage swing is possible as indicated by the output swing specifications.

If the load resistance is referenced to V_{CC} instead of ground for single supply applications, the maximum possible output swing can be achieved for a given supply voltage. For light load currents, the load resistance will pull the output to V_{CC}

during the positive swing and the output will pull the load resistance near ground during the negative swing. The load resistance value should be much less than that of the feedback resistance to maximize pull up capability.

Because the PNP output emitter-follower transistor has been eliminated, the MC34071 series offers a 20 mA minimum current sink capability, typically to an output voltage of (VEE +1.8 V). In single supply applications the output can directly source or sink base current from a common emitter NPN transistor for fast high current switching applications.

In addition, the all NPN transistor output stage is inherently fast, contributing to the bipolar amplifier's high gain bandwidth product and fast settling capability. The associated high frequency low output impedance (30 Ω typ @ 1.0 MHz) allows capacitive drive capability from 0 pF to 10,000 pF without oscillation in the unity closed-loop gain configuration. The 60° phase margin and 12 dB gain margin as well as the general gain and phase characteristics are virtually independent of the source/sink output swing conditions. This allows easier system phase compensation, since output swing will not be a phase consideration. The high frequency characteristics of the MC34071 series also allow excellent high frequency active filter capability, especially for low voltage single supply applications.

Although the single supply specifications is defined at $5.0\,\text{V}$, these amplifiers are functional to $3.0\,\text{V}$ @ 25°C although slight changes in parametrics such as bandwidth, slew rate, and DC gain may occur.

If power to this integrated circuit is applied in reverse polarity or if the IC is installed backwards in a socket, large unlimited current surges will occur through the device that may result in device destruction.

Special static precautions are not necessary for these bipolar amplifiers since there are no MOS transistors on the die.

As usual with most high frequency amplifiers, proper lead dress, component placement, and PC board layout should be exercised for optimum frequency performance. For example, long unshielded input or output leads may result in unwanted input-output coupling. In order to preserve the relatively low input capacitance associated with these amplifiers, resistors connected to the inputs should be immediately adjacent to the input pin to minimize additional stray input capacitance. This not only minimizes the input pole for optimum frequency response, but also minimizes extraneous "pick up" at this node. Supply decoupling with adequate capacitance immediately adjacent to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit great impedance changes over temperature.

The output of any one amplifier is current limited and thus protected from a direct short to ground. However, under such conditions, it is important not to allow the device to exceed the maximum junction temperature rating. Typically for ± 15 V supplies, any one output can be shorted continuously to ground without exceeding the maximum temperature rating.

TYPICAL SINGLE SUPPLY APPLICATIONS V_{CC} = 5.0 V

Figure 37. AC Coupled Noninverting Amplifer




Figure 39. DC Coupled Inverting Amplifer Maximum Output Swing




Figure 41. Active High-Q Notch Filter




Figure 38. AC Coupled Inverting Amplifier




Figure 40. Unity Gain Buffer TTL Driver





Figure 42. Active Bandpass Filter



Given f_0 = Center Frequency A_0 = Gain at Center Frequency Choose Value f_0 , Q, A_0 , C Then:

R3 =
$$\frac{Q}{\pi l_0 C}$$
 R1 = $\frac{R3}{2H_0}$ R2 = $\frac{R1 R3}{4Q^2 R1 - R3}$

For less than 10% error from operational amplifier

$$\frac{Q_0 f_0}{GBW} < 0.1$$

Where f_0 and GBW are expressed in Hz. GBW = 4.5 MHz Typ.

Figure 43. Low Voltage Fast D/A Converter




Figure 44. High Speed Low Voltage Comparator




Figure 45. LED Driver




Figure 46. Transistor Driver




Figure 47. AC/DC Ground Current Monitor




Figure 48. Photovoltaic Cell Amplifier




Figure 49. Low Input Voltage Comparator with Hysteresis




Figure 51. High Imput Impedance Differential Amplifier




Figure 53. Low Voltage Peak Detector




Figure 50. High Compliance Voltage to Sink Current Converter




Figure 52. Bridge Current Amplifier





Figure 54. High Frequency Pulse Width Modulation



GENERAL ADDITIONAL APPLICATIONS INFORMATION $V_S = \pm 15.0 \text{ V}$

Figure 55. Second Order Low-Pass Active Filter




Figure 57. Fast Settling Inverter




Figure 59. Basic Noninverting Amplifier




Figure 56. Second Order High-Pass Active Filter




Figure 58. Basic Inverting Amplifier




Figure 60. Unity Gain Buffer (Ay = +1.0)




Figure 61. High Impedance Differential Amplifier




Figure 62. Dual Voltage Doubler

