# RENESAS

# M52957AFP

# Distance Detection Signal Processing for 3V Supply Voltage

REJ03F0069-0100Z Rev.1.0 Sep.19.2003

# Description

M52957AFP is a semiconductor integrated circuit containing distance detection signal processing circuit for 3V supply voltage.

This device transforms each optical inflow current I1 and I2 from PSD SENSOR into the voltage, and integrates that output after doing calculation corresponds to I1/(I1+I2), and outputs it as the time data(pulse term).

# Features

- Wide supply voltage range Vcc=2.2 to 5.5V
- Includes clamp level switching circuit (Switch is 16 kinds by outside control)
- Includes STANDBY function
- Includes POWER ON RESET function

# Application

Auto focus control for the CAMERA

Sensor for short distance etc

# **Recommended Operating Condition**

Rated supply voltage ••••••••••3.0V

Supply voltage •••••••••2.2 to 5.5V



# **Pin Configuration**



# **Block Diagram**



Rev.1.0, Sep.19.2003, page 2 of 13

RENESAS

# **Absolute Maximum Ratings**

			(Ta	$a = 25^{\circ}C$ , unless otherwise noted.)
Parameter	Symbol	Ratings	Unit	Remark
Supply voltage	VCC	7.0	V	note 1
Power dissipation	Pd	320	mW	Ta=25°C
Thermal derating	Kθ	-3.2	mW/°C	Ta≥25°C
Pin supply voltage	VIF	7.0	V	Pin5, 7, 8, 9, 10, 11
Another pin supply voltage	VI/O	-0.3 to VCC + 0.3	V	note 2
Output pin inflow current	Isout	0.5	mA	NPN open collector
Operating temperature	Topr	-10 to 50	°C	
Storage temperature	Tstg	-40 to 125	°C	

Notes : 1. As a principle, do not provide a supply voltage reversely.

2. As a principle, do not provide the terminals with the voltage over supply voltage or under ground voltage.



# **Electrical characteristics**

			Limits		_			
Classification	Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
	Operating supply voltage range	VCC	2.2	3.0	5.5	V		
Consuming current	Usual consuming current	ICC1	_	5.9	7.7	mA		
	While Rapid charge consuming current 1	ICC2	_	17.7	23.0	mA	While CH rapid charge consuming current	*1
	While Rapid charge consuming current 2	ICC3	_	19.0	24.7	mA	While CH and CINT rapid charge consuming current	*1
	While STAND BY consuming current	ICC4			1.0	μA		*1
HOLD pin	HOLD "H" input voltage	VHOH	1.1		7.0	V		
	HOLD "L" input current	VHOL	0		0.3	V		
	HOLD "H" input current	IHOH	_	_	1.0	μΑ	VIH=5.5V	
	HOLD "L" input voltage	IHOL	-100	-75	-50	μΑ	VIL=0V	
INT pin	INT "H" input voltage	VINH	1.1		7.0	V		
	INT "L" input voltage	VINL	0		0.3	V		
	INT "H" input current	IINH	_		1.0	μA	VIH=5.5V	
	INT "L" input current	IINL	-100	-75	-50	μA	VIL=0V	
CLALV pin	CLALV "H" input voltage	VCLH	1.1		7.0	V		
	CLALV "L" input voltage	VCLL	0	_	0.3	V		
	CLALV "H" input current	ICLH	_	_	1.0	μΑ	VIH=5.5V	
	CLALV "L" input current	ICLL	-100	-75	-50	μA	VIL=0V	
RESET pin	RESET "H" input voltage	VREH	1.1		7.0	V		
	RESET "L" input voltage	VREL	0		0.3	V		
	RESET "H" input current	IREH	_	_	1.0	μΑ	VIH=5.5V	
	RESET "L" input current	IREL	-100	-75	-50	μA	VIL=0V	
STB pin	STB "H" input voltage	VSTH	VCC-0.3	_	7.0	V		
	STB "L" input voltage	VSTL	0	_	0.3	V		
	STB "H" input current	ISTH	_		3.0	μA	VIH=5.5V	
	STB "L" input current	ISTL	-150	-100	-50	μA	VIL=0V	
HOLD C	CH rapid charge current	ICHQC	-2000	-1000	-500	μA	IPSD=5µA , VCH=0V	*1
	CH stationary charge current	ICHC	-30	-20	-10	μA	VCH=0V	*1
	CH stationary discharge current	ICHD	10	20	30	μA	VCH=1.5V	*1

Rev.1.0, Sep.19.2003, page 4 of 13

# **Electrical characteristics (cont.)**

			$(Ta = 25^{\circ}C, VCC = 3.0V, unless otherwise noted.)$					noted.)
			Limits					
Classification	Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Double	CINT rapid charge	ICINTC	84	120	156	μΑ	VCI=1V	*1
integration	current						(CINT stable period)	
	CINT reference voltage	VCINT	1.6	1.8	2.0	V	GND criterion	*1
	The first integration	ICI1	4.06	5.80	7.54	μΑ	VCINT=1.5V	*1
	current							
	The second integration current	ICI2	-3.20	-2.46	-1.27	μA	VCHF=2V , VCHN=0V	*1
	The first integration current stability	∆ICI1	—	—	10	%		*2
	percentage							
	The second integration	∆ICI2	_	_	10	%		*2
	current stability							
	percentage							
	The first and second	ICI12	2.12	2.36	2.60		ICI1   /   ICI2	
	integration current ratio							
AF input	AF output time(9:1)-1	D(9:1) - 1	11.78	13.40	15.02	msec	Near side9 : Far side1	*3
condition 1	AF output time(6:4)-1	D(6:4) - 1	7.77	8.95	10.13	msec	Near side6 : Far side4	*3
	AF output time(3:7)-1	D(3:7) - 1	3.77	4.51	5.25	msec	Near side3 : Far side7	*3
	AF slope -1	∆AF - 1	6.57	8.89	11.21	msec		*3
	AF linearity-1	LAF - 1	0.9	1.0	1.1			*3
AF input	AF output time(9:1)-2	D(9:1) - 2	11.78	13.40	15.02	msec	Near side9 : Far side1	*3
condition 2	AF output time(6:4)-2	D(6:4) - 2	7.77	8.95	10.13	msec	Near side6 : Far side4	*3
	AF output time(3:7)-2	D(3:7) - 2	3.77	4.51	5.25	msec	Near side3 : Far side7	*3
	AF slope -2	∆AF - 2	6.57	8.89	11.21	msec		*3
	AF linearity-2	LAF - 2	0.9	1.0	1.1			*3
AF input	AF output time(9:1)-3	D(9:1) - 3	11.78	13.40	15.02	msec	Near side9 : Far side1	*3
condition 3	AF output time(6:4)-3	D(6:4) - 3	7.77	8.95	10.13	msec	Near side6 : Far side4	*3
	AF output time(3:7)-3	D(3:7) - 3	3.77	4.51	5.25	msec	Near side3 : Far side7	*3
	AF slope -3	∆AF - 3	6.57	8.89	11.21	msec		*3
	AF linearity-3	LAF - 3	0.9	1.0	1.1			*3
AF input condition	$\Delta AF$ output time(9:1)	∆D(9:1)		—	280	μsec	Near side9 : Far side1 (Condition 1-2)	
1 minus 2	$\Delta AF$ output time(6:4)	∆D(6:4)		_	280	μsec	Near side6 : Far side4 (Condition 1-2)	
	$\Delta AF$ output time(3:7)	∆D(3:7)	—	—	280	μsec	Near side3 : Far side7 (Condition 1-2)	
Data	SOUT leak current	ISOUTL	_	_	1.0	μA	VIN = 5.5V	
	SOUT saturation	VSOUTS	_	_	0.3	V	IOUT=500µA	
	voltage						•	
Sensor	Signal light saturation current	ΔINF	3.0	—	_	μA		*4
	Stationary light remove current	IPSD	_	_	30	μΑ		*4
	Clamp level	ICLAM	-30		30	%	Change quantity for Typ. current	

Rev.1.0, Sep.19.2003, page 5 of 13

RENESAS

### M52957AFP

- \*1 : Set up the logic control terminal, correspond to the parameter.
- \*2 : Change ratio between the first integration current and the second integration current at a voltage of CINT that is {CINT reference voltage(VCINT)-0.1V} and 1V.

 $\Delta I \subset I = (1 - \frac{\text{The first integration current (CINT=1V)}}{\text{The first integration current (CINT=VCINT-0.1V)}}) \times 100\%$  $\Delta I \subset I = (1 - \frac{\text{The second integration current (CINT=1V)}}{\text{The second integration current (CINT=VCINT-0.1V)}}) \times 100\%$ 

• \*3 : Connect the resistance of 120K $\Omega$  instead of PSD and establish current output from PHOTO COUPLER correspond to the parameter. And input the varied resistance ratio. And measure the pulse width of SOUT output at that time, obtain AFslope and AF linearity from the equations below.

Input condition1: IPSD (Stationary light current)=0 I1+I2=100nA Input condition2: IPSD (Stationary light current)=0 I1+I2=50nA Input condition3: IPSD (Stationary light current)=10 $\mu$ A I1+I2=100nA D(9 : 1) ••• The pulse width of SOUT output at input with I1:I2=9:1 D(6 : 4) ••• The pulse width of SOUT output at input with I1:I2=6:4 D(3 : 7) ••• The pulse width of SOUT output at input with I1:I2=3:7 AF slope : DAF = D(9 : 1) - D(7 : 3) AF linearity : L(AF) = (D(9 : 1) - D(6 : 4)) / (D(6 : 4) - D(7 : 3))

- PSD quite resistance :  $120K\Omega$
- \*4 : The input current of one side channel when stationary light remove circuit and I/V transform AMP is not saturated.



# **Description of Pin**

Dia nomo		Parameter	Limits			Unit	Test
Pin name	Circuit diagram	i arameter	Min.	Тур.	Max.	Onic	and note
HOLD	<del>, c</del>	"H"input voltage	1.1		7.0	V	
INT		"L"input voltage	0	Ι	0.3		
CLALV RESET		"H"input current		_	1.0		VIH=5.5V
		"L"input current	-100	-75	-50	μΑ	VIL=0V
STB		"H"input voltage	VCC -0.3		7.0	v	
		"L"input voltage	0	_	0.3		
		"H"input current		_	3.0		VIH=5.5V
		"L"input current	-150	-100	-50	μΑ	VIL=0V
		"L"output voltage			0.3	V	IOL=500µA
SOUT		"H"leak current			1.0	μΑ	VIN=5.5V



## **Application Example**



## **Controls**

### (1) STB

This terminal enables IC to operate. IC is Standby at HIGH in this terminal. IC can operate at LOW in this terminal.

### (2) RESET

This terminal resets the whole IC including a logic. This terminal resets IC at HIGH.

This terminal cancel resetting IC at the edge from HIGH to LOW.

IC includes power on reset function. The control from external is also possible.

The reset term in IC takes OR between power on reset and control signal from external.



While this terminal is HIGH, dielectric divide pole countermeasures circuit of integration condenser is active.

Rev.1.0, Sep.19.2003, page 8 of 13

RENESAS

### (3)CLALV

This terminal sets up clamp level.

As including D/A of 4bit, 16way clamp level setting is possible by inputting clock after reset is canceled(include none clamp).

Set up current value of each bit is on
the right table.
The number of input clock and set up
clamp level is as follows.

bit	Set up current (Typ.)
1	0.125 nA
2	0.25 nA
3	0.5 nA
4	1.0 nA

Clock value	Clamp level(Typ.)	Clock value	Clamp level(Typ.)
0	None clamp	12	1.500 nA
1	0.125 nA	13	1.625 nA
2	0.250 nA	14	1.750 nA
3	0.375 nA	15	1.875 nA
4	0.500 nA	16	None clamp
5	0.625 nA	17	0.125 nA
6	0.750 nA	18	0.250 nA
7	0.875 nA	19	0.375 nA
8	1.000 nA	20	0.500 nA
9	1.125 nA		
10	1.250 nA		1
11	1.375 nA	-	ı I

Clamp level is established with fall edge of input clock. It repeats the same value after 16 clock.

## (4) HOLD INT

These terminals implement the following controls by inputting HIGH/LOW.

- a. CINT rapid charge ON, OFF
- b. CHrapid charge ON, OFF
- c. Stationary light hold ON, OFF
- d. The first integration ON, OFF
- e. The second integration ON, OFF





a. CINT rapid charge

After reset is canceled, the capacity of CINT is charged rapidly until INT terminal first falls.

b. CH rapid charge

After reset is canceled, the capacity of CH is charged rapidly until INT terminal first rises and falls.

c. Stationary light hold

After reset is canceled, holds the stationary light while HOLD terminal is HIGH.

d. The first integration

After reset is canceled, as HOLD terminal is HIGH and INT terminal is HIGH, the first integration is implemented while INT terminal is HIGH. Therefore, the first integration must be finished(INT terminal from HIGH to LOW) until stationary light hold will be completed (HOLD terminal from HIGH to LOW)

e. The second integration

After reset is canceled, the second integration is implemented as HOLD terminal is LOW and INT terminal is HIGH. And, the second integration is completed by exceeding judgment level of CINT terminal although INT terminal is HIGH.

(5)SOUT

When the second integration starts, This terminal becomes from HIGH to LOW.

If CINT terminal exceeds judge level or INT terminal becomes from HIGH to LOW, this terminal becomes from LOW to HIGH.

(notice)As the signal from microcomputer, the signal that controls IRED ON/OFF is required except for above mentioned control signals. But applying the timing of HOLD is available.





M52957AFP

Rev.1.0, Sep.19.2003, page 11 of 13



## **Mask Option**



Rev.1.0, Sep.19.2003, page 12 of 13



# **Package Dimensions**



Rev.1.0, Sep.19.2003, page 13 of 13



# RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

### Keep safety first in your circuit designs!

- The party inst in your circuit designs:
  1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
  Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product.
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to eva use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

# **RENESAS SALES OFFICES**

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

### Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001