

MITSUBISHI <DIGITAL ASSP>

M66310P/FP

16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

DESCRIPTION

M66310P/FP is a LED array driver having a 16bit serial-input and parallel output shiftregister function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24mA which is sufficient for cathode common LED drive, capable of flowing 16bits continuously at the same time.

Parallel output is open drain output.


In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOURAL or Bi-CMOS products.

Furthermore, pin lay-out ensures the realization of an easy printed circuit.

FEATURES

- Cathode common LED drive
- High output current
all parallel output $I_{OH} = -24mA$
simultaneous lighting available
- Low power dissipation : $100\mu W/\text{package (max)}$
 $(V_{CC}=5V, T_a=25^\circ C, \text{ quiescent state})$
- High noise margin
schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output
(except serial data output)
- Wide operating temperature range
 $: T_a = -40 \sim +85^\circ C$
- Pin lay-out facilitates printed circuit wiring. (This lay-out facilitates cascade connection and LED connection.)

PIN CONFIGURATION (TOP VIEW)




APPLICATION

LED array drive of BUTTON TELEPHONE

LED array drive of ERASER of a PPC copier

Other various LED modules

LOGIC DIAGRAM



16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**FUNCTIONAL DESCRIPTION**

As M66310P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input CK_S and latch clock input CK_L are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shifregister and the signal of A shifts shifting registers one by one when a pulse is impressed to CK_S . When A is "L", the signal of "L" shifts.

When the pulse is impressed to CK_L , the contents of the

shifting register at that time are stored in a latching register, and they appear in the outputs from $Q_A \sim Q_P$.

Outputs from $Q_A \sim Q_P$ are open drain outputs.

To extend the number of bits, use the serial data output SQ_P which shows the output of the shifting register of the 16th bit.

If CK_S and CK_L are connected, the state of the shifting register with one clock delay is outputted to $Q_A \sim Q_P$.

When reset input \bar{R} is changed to "L", $Q_A \sim Q_P$ and SQ_P are reset. In this case, shifting and latching registers are reset.

If "H" is impressed to output enable input \bar{OE} , $Q_A \sim Q_P$ reaches the high impedance state, but SQ_P does not reach the high impedance state. Furthermore, change in \bar{OE} does not affect shift operation.

FUNCTION TABLE (Note : 1)

Operation mode		Input						PARALLEL DATA Output																Serial data output SQ_P	Remarks
		R	CK_S	CK_L	A	\bar{OE}	Q_A	Q_B	Q_C	Q_D	Q_E	Q_F	Q_G	Q_H	Q_I	Q_J	Q_K	Q_L	Q_M	Q_N	Q_O	Q_P			
Reset		L	X	X	X	X	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	—
Shift latch operation	Shift t1	H	↑	X	H	L	Q_A^0	Q_B^0	Q_C^0	Q_D^0	Q_E^0	Q_F^0	Q_G^0	Q_H^0	Q_I^0	Q_J^0	Q_K^0	Q_L^0	Q_M^0	Q_N^0	Q_O^0	Q_P^0	q_O^0	Output lighting "H"	
	Latch t2	H	X	↑	X	L	H	q_A^0	q_B^0	q_C^0	q_D^0	q_E^0	q_F^0	q_G^0	q_H^0	q_I^0	q_J^0	q_K^0	q_L^0	q_M^0	q_N^0	q_O^0	q_P^0	q_O^0	
	Shift t1	H	↑	X	L	L	Q_A^0	Q_B^0	Q_C^0	Q_D^0	Q_E^0	Q_F^0	Q_G^0	Q_H^0	Q_I^0	Q_J^0	Q_K^0	Q_L^0	Q_M^0	Q_N^0	Q_O^0	Q_P^0	q_O^0	Output lights-out "L"	
	Latch t2	H	X	↑	X	L	Z	q_A^0	q_B^0	q_C^0	q_D^0	q_E^0	q_F^0	q_G^0	q_H^0	q_I^0	q_J^0	q_K^0	q_L^0	q_M^0	q_N^0	q_O^0	q_P^0	q_O^0	
	Output disable	X	X	X	X	H	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	q_P	---	

Note 1 : ↑ : Change from low-level to high-level

Q^0 : Output state Q before CK_L changed

X : Irrelevant

q^0 : Contents of shift register before CK_S changed

q : Contents of shift register

t_1, t_2 : t_2 is set after t_1 is set

Z : High impedance

16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**ABSOLUTE MAXIMUM RATINGS** ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		Conditions		Ratings	Unit
V_{CC}	Supply voltage				-0.5 ~ +7.0	V
V_I	Input voltage				-0.5 ~ $V_{CC} + 0.5$	V
V_O	Output voltage				-0.5 ~ $V_{CC} + 0.5$	V
I_{IK}	Input protection diode current		$V_I < 0V$		-20	mA
			$V_I > V_{CC}$		20	
I_{OK}	Output parasitic diode current		$V_O < 0V$		-20	mA
			$V_O > V_{CC}$		20	
I_O	Output current per output pin		$Q_A \sim Q_P$		-50	mA
			SQ_P		± 25	
I_{CC}	Supply/GND current		V_{CC}, GND		-410, +20	mA
P_d	Power dissipation		(Note 2)		500	mW
T_{STG}	Storage temperature range				-65 ~ +150	°C

Note 2 : M66310FP ; $T_a = -40 \sim +70^\circ\text{C}$, $T_a = 70 \sim 85^\circ\text{C}$ are derated at $-6\text{mW}/^\circ\text{C}$.

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_I	Input voltage	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	V
T_{OPR}	Operating temperature range	-40		+85	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \sim 5.5\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit	
			$T_a = 25^\circ\text{C}$		$T_a = -40 \sim +85^\circ\text{C}$				
			Min	Typ	Max	Min	Max		
V_{T+}	Positive-going threshold voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O = 20\mu\text{A}$	0.35 $\times V_{CC}$		0.7 $\times V_{CC}$	0.35 $\times V_{CC}$	0.7 $\times V_{CC}$	V	
V_{T-}	Negative-going threshold voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O = 20\mu\text{A}$	0.2 $\times V_{CC}$		0.55 $\times V_{CC}$	0.2 $\times V_{CC}$	0.55 $\times V_{CC}$	V	
V_{OH}	High-level output voltage $Q_A \sim Q_P$	$V_I = V_{T+}, V_{T-}$ $V_{CC} = 4.5\text{V}$	$I_{OH} = 20\mu\text{A}$	$V_{CC} = 0.1$		$V_{CC} = 0.1$		V	
			$I_{OH} = 24\text{mA}$	3.83		3.66			
V_{OL}	Low-level output voltage SQ_P	$V_I = V_{T+}, V_{T-}$ $V_{CC} = 4.5\text{V}$	$I_{OL} = 40\text{mA}$	3.50		3.25		V	
			$I_{OL} = 20\mu\text{A}$	$V_{CC} = 0.1$		$V_{CC} = 0.1$			
			$I_{OL} = 4\text{mA}$	3.83		3.66			
I_{IH}	High-level input current	$V_I = V_{CC}, V_{CC} = 5.5\text{V}$	$I_{IH} = 20\mu\text{A}$		0.1		0.1	μA	
			$I_{IH} = 4\text{mA}$		0.44		0.53		
I_{IL}	Low-level input current	$V_I = GND, V_{CC} = 5.5\text{V}$	$I_{IL} = 20\mu\text{A}$		0.5		5.0	μA	
			$I_{IL} = 4\text{mA}$		-0.5		-5.0		
I_O	Maximum output leakage current $Q_A \sim Q_P$	$V_I = V_{T+}, V_{T-}$ $V_{CC} = 5.5\text{V}$	$V_O = V_{CC}$		1.0		10.0	μA	
			$V_O = GND$		-1.0		-10.0		
I_{CC}	Quiescent supply current	$V_I = V_{CC}, GND, V_{CC} = 5.5\text{V}$			20.0		200.0	μA	

Note 3 : M66310 is used under the condition of an output current $I_{OH} = -40\text{mA}$, the number of simultaneous drive outputs is restricted as shown in the Duty Cycle— $-I_{OH}$ of Standard characteristics.

16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V)**

Symbol	Parameter	Test conditions	Limits					Unit	
			$T_a = 25^\circ C$			$T_a = -40 \sim +85^\circ C$			
			Min	Typ	Max	Min	Max		
f_{max}	Maximum clock frequency	$C_L = 50\text{pF}$ $R_L = 1\text{k}\Omega$ (Note 5)	5			4		MHz	
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time ($CK_S \sim SQ_P$)				100		130	ns	
t_{PHL}	High-level to low-level output propagation time ($\bar{R} \sim SQ_P$)				100		130	ns	
t_{PHL}	High-level to low-level output propagation time ($\bar{R} \sim Q_A \sim Q_P$)				100		130	ns	
t_{PHZ}	Low-level to high-level and high-level to low-level output propagation time ($CK_L \sim Q_A \sim Q_P$)				150		200	ns	
t_{PHZ}	Output enable time to low-level and high-level ($\bar{OE} \sim Q_A \sim Q_P$)				100		130	ns	
t_{PHZ}	Output enable time to low-level and high-level ($\bar{OE} \sim Q_A \sim Q_P$)				150		200	ns	
C_I	Input Capacitance				100		130	ns	
C_O	Output Capacitance		$\bar{OE} = V_{CC}$		150		200	ns	
C_{PD}	Power dissipation Capacitance (Note 4)				10		10	pF	
					11		15	pF	
								pF	

Note 4 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f + I_{CC} \cdot V_{CC}$$

TIMING REQUIREMENTS ($V_{CC} = 5$ V)

Symbol	Parameter	Test conditions	Limits					Unit	
			$T_a = 25^\circ C$			$T_a = -40 \sim +85^\circ C$			
			Min	Typ	Max	Min	Max		
t_w	CK_S, CK_L, \bar{R} pulse width	(Note 5)	100			130		ns	
t_{su}	A setup time with respect to CK_S		100			130		ns	
t_{su}	CK_S setup time with respect to CK_L		100			130		ns	
t_h	A hold time with respect to CK_S		10			15		ns	
t_{rec}	\bar{R} , recovery time with respect to CK_S, CK_L		50			70		ns	

Note 5 : Test Circuit

Note 5 : Test Circuit





(1) The pulse generator (PG) has the following characteristics (10%~90%) : $t_r = 6\text{ns}$, $t_f = 6\text{ns}$

(2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

TYPICAL CHARACTERISTICS



TIMING DIAGRAM

