1 M VRAM (128-kword × 8-bit)

HITACHI

ADE-203-231D (Z) Rev. 4.0 Nov. 1997

Description

The HM538123B is a 1-Mbit multiport video RAM equipped with a 128-kword \times 8-bit dynamic RAM and a 256-word \times 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word \times 8-bit and the data of one row (256-word \times 8-bit) respectively in one cycle of RAM. And the HM538123B makes split transfer cycle possible by dividing SAM into two split buffers equipped with 128-word \times 8-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

Features

- Multiport organization
 - Asynchronous and simultaneous operation of RAM and SAM capability
 - RAM: 128-kword × 8-bit and
 - SAM: 256-word \times 8-bit
- Access time
- Cycle time
 - ---- RAM: 125 ns/135 ns/150 ns/180 ns min
- Low power
 - Active RAM: 413 mW max
 - SAM: 275 mW max
 - Standby 38.5 mW max
- High-speed page mode capability
- Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability
- Split transfer cycle capability
- Block write mode capability
- Flash write mode capability

- 3 variations of refresh (8 ms/512 cycles)
 - \overline{RAS} -only refresh
 - $-\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
- TTL compatible

Ordering Information

will 40 min min min stin 00 L (0D 40D)
I-mil 40-pin plastic SOJ (CP-40D)


Pin Arrangement

HM538123	3BJ Series
SC 1 SI/O0 2 SI/O1 3 SI/O2 4 SI/O3 5 DT/OE 6 I/O0 7 I/O1 8 I/O2 9 I/O3 10 V _{CC} 11 WE 12 NC 13 RAS 14 NC 15 A8 16 A6 17 A5 18 A4 19 V _{CC} 20	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
(Тор \	View)

Pin Description

Pin Name	Function
A0 – A8	Address inputs
I/O0 – I/O7	RAM port data inputs/outputs
SI/O0 – SI/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output enable
SC	Serial clock
SE	SAM port enable
DSF	Special function input flag
QSF	Special function output flag
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection

Block Diagram



Pin Functions

RAS (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of these signals determine the operation cycle of the HM538123B.

Table 1Operation Cycles of the HM538123B

CAS	DT/OE	WE	SE	DSF	DSF At The Falling Edge Of CAS	Operation Mode
L	Х	Х	Х	Х	_	CBR refresh
Н	L	L	L	L	Х	Write transfer
Н	L	L	Н	L	Х	Pseudo transfer
Н	L	L	Х	Н	Х	Split write transfer
Н	L	Н	Х	L	Х	Read transfer
Н	L	Н	Х	Н	Х	Split read transfer
Н	Н	L	Х	L	L	Read/mask write
Н	Н	L	Х	L	Н	Mask block write
Н	Н	L	Х	Н	Х	Flash write
Н	Н	Н	Х	L	L	Read/write
Н	Н	Н	Х	L	Н	Block write
Н	Н	Н	Х	Н	Х	Color register read/write

Input Level At The Falling Edge Of RAS

Note: X; Don't care

 \overline{CAS} (input pin): Column address and DSF signal are fetched into chip at the falling edge of \overline{CAS} , which determines the operation mode of HM538123B. \overline{CAS} controls output impedance of I/O in RAM.

A0 – A8 (input pins): Row address (AX0 – AX8) is determined by A0 – A8 level at the falling edge of RAS. Column address (AY0 – AY7) is determined by A0 – A7 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$ (input pin): $\overline{\text{WE}}$ pin has two functions at the falling edge of $\overline{\text{RAS}}$ and after. When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, the HM538123B turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ($\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$ is don't care in read cycle.) When $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$, a normal write cycle is executed. After that, $\overline{\text{WE}}$ switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by $\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$. When $\overline{\text{WE}}$ is low, data is transferred from SAM to RAM (data is written into RAM), and when $\overline{\text{WE}}$ is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0 - I/O7 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In block write cycle, they function as address mask data at the falling edge of \overline{CAS} .

 $\overline{\text{DT}}/\overline{\text{OE}}$ (input pin): $\overline{\text{DT}}/\overline{\text{OE}}$ pin functions as $\overline{\text{DT}}$ (data transfer) pin at the falling edge of $\overline{\text{RAS}}$ and as $\overline{\text{OE}}$ (output enable) pin after that. When $\overline{\text{DT}}$ is low at the falling edge of $\overline{\text{RAS}}$, this cycle becomes a transfer cycle. When $\overline{\text{DT}}$ is high at the falling edge of $\overline{\text{RAS}}$, RAM and SAM operate independently.

SC (**input pin**): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

 \overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0 – **SI/O7** (**input/output pins**): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of \overline{RAS} when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of \overline{CAS} when block write is executed.

QSF (output pin): QSF outputs data of address A7 in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing 255 address in SAM.

Operation of HM538123B

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

• Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after driving \overline{RAS} low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If $\overline{\text{WE}}$ is set low before the $\overline{\text{CAS}}$ falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the $\overline{\text{CAS}}$ falling edge.

If $\overline{\text{WE}}$ is set low after the $\overline{\text{CAS}}$ falling edge, this cycle becomes a delayed write cycle. Data is input at the $\overline{\text{WE}}$ falling. I/O does not become high impedance in this cycle, so data should be entered with $\overline{\text{OE}}$ in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a readmodify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

• Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If $\overline{\text{WE}}$ is set low at the falling edge of $\overline{\text{RAS}}$, the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of $\overline{\text{RAS}}$. Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the $\overline{\text{RAS}}$ cycle. So, in high-speed page mode, the mask data is retained during the page access.

High-Speed Page Mode Cycle ($\overline{\text{DT}}/\overline{\text{OE}}$ high, $\overline{\text{CAS}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 µs).

Color Register Set/Read Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just as same as the usual write cycle except that DSF is set high at the falling edge of \overline{RAS} , and read, early write and delayed write cycle can be executed. In this cycle, HM538123B refreshs the row address fetched at the falling edge of \overline{RAS} .

Flash Write Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} low and DSF high at the falling edge of \overline{RAS})

In a flash write cycle, a row of data (256-word \times 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When \overline{CAS} and $\overline{DT}/\overline{OE}$ is set high, \overline{WE} is low, and DSF is high at the falling edge of \overline{RAS} , this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.)




Figure 1 Use of Flash Write

Block Write Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high and DSF low at the falling edge of \overline{RAS} , DSF high at the falling edge of \overline{CAS})

In a block write cycle, 4 columns of data (4-word \times 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of \overline{CAS} determines the address to be cleared. (See figure 2.)

- Normal Mode Block Write Cycle (WE high at the falling edge of RAS)
 The data on 8 I/Os are all cleared when WE is high at the falling edge of RAS.
- Mask Block Write Mode (WE low at the falling edge of RAS)
 When WE is low at the falling edge of RAS, HM538123B starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the RAS cycle. In page mode block write cycle, the mask data is retained during the page access.




Figure 2 Use of Block Write

Transfer Operation

The HM538123B provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving \overline{CAS} high and $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} . They have following functions:

(1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)

- Read transfer cycle and split read transfer cycle: RAM to SAM
- Write transfer cycle and split write transfer cycle: SAM to RAM
- (2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle)
 - Read transfer cycle: SI/O output
 - Pseudo transfer cycle and write transfer cycle: SI/O input
- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

HITACHI

10

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF low at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{\text{DT}/\text{OE}}$ low, $\overline{\text{WE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$. The row address data (256 × 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{\text{DT}/\text{OE}}$. After the rising edge of $\overline{\text{DT}/\text{OE}}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{\text{DT}/\text{OE}}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{szs} (min) of the first SAM access to avoid data contention.




Figure 3 Real Time Read Transfer

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, \overline{SE} high and DSF low at the falling edge of \overline{RAS})

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, \overline{SE} high and DSF low at the falling edge of \overline{RAS} . Data should be input to SI/O later than t_{SID} (min) after \overline{RAS} becomes low to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC must not be risen.

Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, \overline{SE} low and DSF low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{sRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8). Figure 4 shows the example of row bit data transfer. In case AX8 is 0, data cannot be transferred RAM address within the range of 100000000 to 111111111. Same as the case of AX8 = 1.

Split Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

To execute a continuous serial read by real time read transfer, HM538123B must satisfy SC and DT/OE timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 5 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word \times 8-bit each. Let us suppose that data is read from upper data register DR1 (The row address AX8 is 0 and SAM address A7 is 1.). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A6, 128-word \times 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A6 while data are read from data register DR1, 128-word \times 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3 finally while row address AX8 is 1. In split read data transfer, the SAM start address A7 is automatically set in the data register which isn't used.

The data on SAM address A7, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, \overline{WE} is high and DSF is high at the falling edge of \overline{RAS} . The cycle can be executed asyncronously with SC. However, HM538123B must be satisfied t_{sTs} (min) timing specified between SC rising and \overline{RAS} falling. SAM start address must be accessed, satisfying t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between \overline{RAS} or \overline{CAS} falling and column address. (See figure 6.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.




Figure 4 Example of Row Bit Data Transfer




Figure 5 Block Diagram for Split Transfer

Split Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and DSF high at the falling edge of \overline{RAS})

A continuous serial write cannot be executed because accessing SAM is inhibited during \overline{RAS} low in write transfer. Split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.




Figure 6 Limitation in Split Transfer

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When \overline{SE} is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so \overline{SE} high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) \overline{RAS} -only refresh cycle, (2) \overline{CAS} -before- \overline{RAS} (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate \overline{RAS} such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) \overline{RAS} -Only Refresh Cycle: \overline{RAS} -only refresh cycle is executed by activating only \overline{RAS} cycle with \overline{CAS} fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{DT}/\overline{OE}$ must be high at the falling edge of \overline{RAS} .
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycled, refresh address needs not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating \overline{RAS} when $\overline{DT}/\overline{OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

Parameter	Symbol	Value	Unit	
Terminal voltage ^{*1}	V _T	-1.0 to +7.0	V	
Power supply voltage *1	V _{cc}	-0.5 to +7.0	V	
Short circuit output current	lout	50	mA	
Power dissipation	Ρ _τ	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	

Absolute Maximum Ratings

Note: 1. Relative to V_{ss} .

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage ^{*1}	V _{cc}	4.5	5.0	5.5	V	
Input high voltage ^{*1}	V _{IH}	2.4	_	6.5	V	
Input low voltage ^{*1}	V _{IL}	-0.5*2	—	0.8	V	

Notes: 1. All voltages referred to V_{ss}

2. -3.0 V for pulse width ≤ 10 ns

DC Characteristics (Ta = 0 to +70°C, V_{cc} = 5 V ± 10%, V_{ss} = 0 V)

		HM5	38123	В											
		-6		-7		-8		-10		-	Test Condition	ons			
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit	RAM Port	SAM Port			
Operating current	I _{cc1}	_	75	_	70	_	60	_	55	mA	$\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = Min$	$\frac{SC}{SE} = V_{IL},$ $\overline{SE} = V_{IH}$			
	I _{CC7}	—	125	_	120	_	100	_	95	mA	_	$\begin{tabular}{l} \hline \hline SE = V_{\tiny IL}, \\ SC \ cycling \\ t_{\tiny SCC} = Min \end{tabular}$			
Standby current	I _{CC2}	_	7	—	7	_	7	_	7	mA	$\frac{\overline{RAS}}{\overline{CAS}} = V_{H}$	$\frac{SC}{SE} = V_{IL},$			
	I _{CC8}	—	50	_	50	_	40	_	40	mA	_	$\overline{SE} = V_{\mu},$ SC cycling $t_{scc} = Min$			
RAS-only refresh current	I _{cc3}	_	75	_	70	_	60	_	55	mA	$\frac{\overline{RAS}}{\overline{CAS}} = V_{_{IH}}$ $t_{_{RC}} = Min$	$\frac{SC}{SE} = V_{IL},$			
	I _{cc9}	—	125	_	120	_	100		95	mA	_	$\overline{SE} = V_{\mu},$ SC cycling $t_{scc} = Min$			
Page mode current	I _{CC4}	—	80	_	80	_	70	_	65	mA	$\frac{\overline{CAS}}{\overline{RAS}} = V_{IL}$ $t_{PC} = Min$	$\frac{SC}{SE} = V_{IL},$			
	I _{CC10}	—	130		130	_	110	_	105	mA		$\overline{SE} = V_{\mu},$ SC cycling $t_{scc} = Min$			

		HM5	38123	в								
		-6		-7		-8		-10		-	Test Condition	ons
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Max	Unit	RAM Port	SAM Port
CAS-before- RAS refresh current	I _{CC5}	_	50	_	45	_	40	_	35	mA	\overline{RAS} cycling $t_{RC} = Min$	$\frac{SC}{SE} = V_{IL},$ $\overline{SE} = V_{IH}$
	I _{CC11}	_	100	_	95	_	80	_	75	mA		$\overline{SE} = V_{IL},$ SC cycling $t_{scc} = Min$
Data transfer current	I _{CC6}	_	80		75		65	_	60	mA	\overline{RAS} , \overline{CAS} cycling t_{RC} = Min	$\frac{SC}{SE} = V_{\text{\tiny IL}},$ $\overline{SE} = V_{\text{\tiny IH}}$
	I _{CC12}	_	130		125		105	_	100	mA	-	$\overline{SE} = V_{\text{\tiny IL}},$ SC cycling $t_{\text{scc}} = \text{Min}$
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	-10	10	μA		
Output leakage current	Ι _{LO}	-10	10	-10	10	-10	10	-10	10	μA		
Output high voltage	V _{oh}	2.4	—	2.4	—	2.4	—	2.4	—	V	I _{он} = –2 mA	
Output low voltage	V _{ol}	_	0.4	_	0.4	_	0.4	_	0.4	V	I _{oL} = 4.2 mA	

DC Characteristics (Ta = 0 to +70°C, V_{cc} = 5 V ± 10%, V_{ss} = 0 V) (cont)

Notes: 1. I_{cc} depends on output loading condition when the device is selected. I_{cc} max is specified at the output open condition.

2. Address can be changed once while \overline{RAS} is low and \overline{CAS} is high.


Capacitance (Ta = 25°C, V_{cc} = 5 V, f = 1 MHz, Bias: Clock, I/O = V_{cc} , address = V_{ss})

Parameter	Symbol	Min	Тур	Max	Unit
Address	C _{I1}	_	—	5	pF
Clock	C _{I2}	_	—	5	pF
I/O, SI/O, QSF	C _{I/O}	_	_	7	pF

AC Characteristics (Ta = 0 to +70°C, $V_{cc} = 5 V \pm 10\%$, $V_{ss} = 0 V$)^{*1,*16}

Test Conditions

- Input rise and fall time : 5 ns
- Output load : See figures
- Input pulse levels: V_{ss} to 3.0 V
- Input timing reference levels : 0.8 V, 2.4 V
- Output timing reference levels : 0.8 V, 2.0 V



Downloaded from **Elcodis.com** electronic components distributor

Common Parameter

		HM5									
		-6		-7		-8		-10		-	
Parameter	Symbol	Min	Мах	Min	Max	Min	Max	Min	Max	Uni t	Note s
Random read or write cycle time	t _{RC}	125		135		150	_	180	_	ns	
RAS precharge time	t _{RP}	55	_	55	_	60	_	70	_	ns	
RAS pulse width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
CAS pulse width	t _{cas}	20	—	20	—	20	—	25	—	ns	
Row address setup time	t _{ASR}	0		0	_	0	_	0	_	ns	
Row address hold time	t _{RAH}	10	—	10	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	0	—	ns	
Column address hold time	t _{cah}	15	—	15	—	15	—	15	—	ns	
RAS to CAS delay time	t _{RCD}	20	40	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	t _{rsh}	20		20		20	_	25		ns	
CAS hold time referenced to RAS	t _{csh}	60		70		80	_	100		ns	
CAS to RAS precharge time	t _{crp}	10		10	—	10	—	10	—	ns	
Transition time (rise to fall)	t _T	3	50	3	50	3	50	3	50	ns	3
Refresh period	t _{ref}		8		8	—	8	—	8	ms	
DT to RAS setup time	t _{DTS}	0		0	—	0	—	0	—	ns	
DT to RAS hold time	t _{DTH}	10	—	10	—	10	—	10	—	ns	
DSF to RAS setup time	t _{FSR}	0		0	_	0	_	0	_	ns	
DSF to RAS hold time	t _{rfh}	10		10	_	10	_	10	_	ns	
DSF to CAS setup time	t _{FSC}	0	—	0	—	0	—	0	—	ns	
DSF to CAS hold time	t _{cfh}	15	—	15	—	15	—	15	—	ns	
Data-in to CAS delay time	t _{DZC}	0	—	0	—	0	—	0	—	ns	4
Data-in to OE delay time	t _{DZO}	0	—	0	—	0	—	0	—	ns	4
Output buffer turn-off delay referred to CAS	t _{off1}	—	20	—	20	—	20	—	20	ns	5
Output buffer turn-off delay referred to \overline{OE}	$\mathbf{t}_{_{OFF2}}$	—	20	—	20		20	—	20	ns	5

Read Cycle (RAM), Page Mode Read Cycle

		HM5	38123B								
		-6		-7		-8		-10		-	
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Uni t	Note s
Access time from RAS	t _{RAC}	_	60	_	70	_	80	_	100	ns	6, 7
Access time from CAS	t _{cac}	_	20	_	20	_	20	_	25	ns	7, 8
Access time from \overline{OE}	t _{oac}	_	20	_	20	_	20	_	25	ns	7
Address access time	t _{AA}	_	35	_	35	_	40	_	45	ns	7, 9
Read command setup time	t _{RCS}	0	_	0	_	0	_	0	_	ns	
Read command hold time	t _{RCH}	0	—	0	—	0	—	0	—	ns	10
Read command hold time referenced to RAS	t _{rrh}	10	_	10	_	10	_	10	_	ns	10
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t _{RAL}	35		35		40	_	45		ns	
Column address to CAS lead time	$\mathbf{t}_{_{\mathrm{CAL}}}$	35	_	35	_	40	_	45	_	ns	
Page mode cycle time	t _{PC}	45	_	45		50	_	55		ns	
CAS precharge time	t _{cp}	10	_	10	_	10	_	10	_	ns	
Access time from CAS precharge	t _{ACP}	—	40	_	40	—	45	—	50	ns	
Page mode RAS pulse width	t _{RASP}	60	100000	70	100000	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

		HM5	38123B								
		-6		-7		-8		-10		-	
Parameter	Symbol	Min	Мах	Min	Мах	Min	Max	Min	Мах	Uni t	Note s
Write command setup time	t _{wcs}	0	_	0	_	0	_	0	_	ns	11
Write command hold time	t _{wch}	15	_	15	_	15	_	15	_	ns	
Write command pulse width	t _{wP}	15	_	15	—	15	_	15	—	ns	
Write command to RAS lead time	t _{RWL}	20	_	20	_	20	_	20	_	ns	
Write command to CAS lead time	t _{cw∟}	20	_	20	_	20	_	20	_	ns	
Data-in setup time	t _{DS}	0	_	0		0	_	0	_	ns	12
Data-in hold time	t _{DH}	15	_	15	_	15	_	15	_	ns	12
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ setup time	t _{ws}	0	_	0	_	0	_	0	_	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time	t _{wH}	10	_	10	_	10	_	10	_	ns	
Mask data to RAS setup time	t _{MS}	0	_	0	_	0	_	0	_	ns	
Mask data to \overline{RAS} hold time	t _{MH}	10	_	10	_	10	_	10	_	ns	
$\overline{\text{OE}}$ hold time referred to $\overline{\text{WE}}$	t _{oeh}	20	_	20	_	20	_	20	_	ns	
Page mode cycle time	t _{PC}	45	_	45		50	_	55	_	ns	
CAS precharge time	t _{cp}	10	_	10	_	10	_	10	—	ns	
CAS to data-in delay time	t _{cdd}	20	_	20	—	20	—	20	—	ns	13
Page mode RAS pulse width	t _{RASP}	60	100000	70	100000	80	100000	100	100000	ns	

Read-Modify-Write Cycle

		HM5	38123B								
		-6		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Uni t	Note s
Read-modify-write cycle time	t _{RWC}	175	_	185	_	200	_	230	—	ns	
RAS pulse width (read-modify- write cycle)	t _{RWS}	110	10000	120	10000	130	10000	150	10000	ns	
\overline{CAS} to \overline{WE} delay time	t _{cwp}	45	_	45	_	45		50	_	ns	14
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	60	—	60	—	65	_	70	_	ns	14
OE to data-in delay time	t _{odd}	20	_	20	_	20	_	20	_	ns	12
Access time from RAS	t _{RAC}		60	_	70	_	80	_	100	ns	6, 7
Access time from CAS	t _{cac}		20	_	20	_	20	_	25	ns	7, 8
Access time from \overline{OE}	t _{oac}	_	20	_	20	_	20	_	25	ns	7
Address access time	t _{AA}	—	35	_	35	—	40	—	45	ns	7, 9
RAS to column address delay time	$\mathbf{t}_{_{\mathrm{RAD}}}$	15	25	15	35	15	40	15	55	ns	
Read command setup time	t _{RCS}	0	_	0	_	0	_	0	_	ns	
Write command to \overline{RAS} lead time	t _{RWL}	20	—	20	—	20	—	20	—	ns	
Write command to \overline{CAS} lead time	\mathbf{t}_{CWL}	20	_	20	_	20	_	20	_	ns	
Write command pulse width	t _{wP}	15	_	15	_	15	_	15	_	ns	
Data-in setup time	t _{DS}	0	_	0	_	0		0	_	ns	12
Data-in hold time	t _{DH}	15	_	15	_	15		15		ns	12
$\overline{\text{OE}}$ hold time referred to $\overline{\text{WE}}$	t _{oeh}	20	_	20	_	20	_	20	—	ns	

Refresh Cycle

		HM5	38123E	6							
		-6		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Мах	Min	Мах	Min	Мах	Uni t	Note s
CAS setup time (CAS-before-RAS refresh)	t _{csr}	10	_	10	_	10	_	10	_	ns	
CAS hold time (CAS-before-RAS refresh)	t _{chr}	10	—	10	_	10	—	10	—	ns	
RAS precharge to CAS hold time	t _{rpc}	10	—	10		10		10		ns	

Flash Write Cycle, Block Write Cycle

		HM5	38123E	6							
		-6		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Uni t	Note s
CAS to data-in delay time	t _{cdd}	20	_	20	_	20	_	20	_	ns	13
$\overline{\text{OE}}$ to data-in delay time	t _{odd}	20	_	20	—	20	—	20	—	ns	13

Read Transfer Cycle

		HM5	38123B								
		-6		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{\text{DT}}$ hold time referenced to $\overline{\text{RAS}}$	t _{RDH}	50	10000	60	10000	65	10000	80	10000	ns	
$\overline{\text{DT}}$ hold time referenced to $\overline{\text{CAS}}$	t _{cdh}	20	_	20	_	20	—	25	_	ns	
DT hold time referenced to column address	t _{ADH}	25	_	25	_	30	_	30	_	ns	
DT precharge time	t _{DTP}	20	_	20	_	20	—	30	_	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ delay time	t _{DRD}	65	_	65	_	70	_	80	_	ns	
SC to \overline{RAS} setup time	t _{srs}	25	_	25	_	30	—	30	_	ns	
1st SC to \overline{RAS} hold time	t _{srh}	60	_	70	_	80	—	100	_	ns	
1st SC to \overline{CAS} hold time	t _{sch}	25	_	25	_	25	_	25	_	ns	
1st SC to column address hold time	t _{sah}	40	_	40	_	45	_	50	_	ns	
Last SC to $\overline{\text{DT}}$ delay time	t _{SDD}	5	—	5	—	5	—	5	—	ns	
Last SC to $\overline{\text{DT}}$ delay time	t _{SDD2}	25	—	25	—	25	—	25	_	ns	17
1st SC to \overline{DT} hold time	t _{sdh}	10	—	10	—	15	—	15	—	ns	
\overline{RAS} to QSF delay time	t _{RQD}	—	65	—	70	—	75	—	85	ns	15
\overline{CAS} to QSF delay time	t _{CQD}	—	35	—	35	—	40	—	40	ns	15
$\overline{\text{DT}}$ to QSF delay time	t _{DQD}	—	35	—	35	—	35	—	35	ns	15
QSF hold time referred to $\overline{\text{RAS}}$	t _{RQH}	20	—	20	—	20	—	25	—	ns	
QSF hold time referred to \overline{CAS}	t _{CQH}	5	_	5	_	5	_	5	_	ns	
QSF hold time referred to $\overline{\text{DT}}$	t _{DQH}	5	_	5	_	5	_	5	_	ns	
Serial data-in to 1st SC delay time	t _{szs}	0		0		0		0	_	ns	
Serial clock cycle time	t _{scc}	25	_	25	_	30	_	30	_	ns	

Read Transfer Cycle (cont)

		HM5	38123B								
		-6		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Мах	Uni t	Note s
SC pulse width	t _{sc}	5	—	5	—	10	—	10	—	ns	
SC precharge time	t _{scp}	10	_	10	_	10	_	10	_	ns	
SC access time	$\mathbf{t}_{_{\mathrm{SCA}}}$	_	20	_	22	_	25	_	25	ns	15
Serial data-out hold time	t _{son}	5	_	5	_	5	_	5	_	ns	
Serial data-in setup time	t _{sis}	0	_	0	_	0	_	0	_	ns	
Serial data-in hold time	t _{siH}	15	_	15	_	15	_	15	_	ns	
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	_	35	_	40	_	45		ns	
\overline{RAS} precharge to \overline{DT} high hold time	t _{dthh}	10	—	10	—	10	—	10	—	ns	

Pseudo Transfer Cycle, Write Transfer Cycle

		HM5	38123B								
		-6		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Uni t	Note s
SE setup time referred to RAS	t _{es}	0	_	0	—	0	—	0	—	ns	
$\overline{\text{SE}}$ hold time referred to $\overline{\text{RAS}}$	t _{eH}	10	_	10	—	10	—	10	—	ns	
SC setup time referred to RAS	t _{srs}	25	—	25	_	30	—	30	_	ns	
RAS to SC delay time	$\mathbf{t}_{_{\mathrm{SRD}}}$	20	_	20	_	25	_	25	_	ns	
Serial output buffer turn-off time referred to RAS	t _{srz}	10	40	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	t _{sid}	40	_	40	_	45	_	50	_	ns	
RAS to QSF delay time	t _{RQD}		65	—	70	_	75		85	ns	15
CAS to QSF delay time	t _{cqd}		35	—	35	_	40	—	40	ns	15
QSF hold time referred to RAS	t _{RQH}	20	_	20	_	20	_	25	_	ns	
QSF hold time referred to CAS	t _{CQH}	5	_	5	_	5	_	5	_	ns	
Serial clock cycle time	t _{scc}	25		25		30	_	30		ns	
SC pulse width	t _{sc}	5		5		10		10		ns	
SC precharge time	t _{scp}	10		10		10	_	10		ns	
SC access time	t _{sca}		20	_	22	_	25	_	25	ns	15
SE access time	t _{sea}	_	20	_	22	_	25	_	25	ns	15
Serial data-out hold time	t _{soн}	5	_	5	_	5	_	5	_	ns	
Serial write enable setup time	t _{sws}	5		5		5		5		ns	
Serial data-in setup time	t _{sis}	0		0		0		0		ns	
Serial data-in hold time	t _{siH}	15	—	15	_	15	_	15	—	ns	

Split Read Transfer Cycle, Split Write Transfer Cycle

		HM5	38123B	6							
		-6		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Min	Мах	Uni t	Note s
Split transfer setup time	t _{sts}	20	_	20	_	20	_	25	_	ns	
Split transfer hold time referenced to \overline{RAS}	t _{rst}	60	—	70	_	80	—	100	—	ns	
Split transfer hold time referenced to CAS	t _{cst}	20	_	20	_	20	_	25	—	ns	
Split transfer hold time referenced to column address	t _{AST}	35	—	35	—	40	—	45	—	ns	
SC to QSF delay time	$\mathbf{t}_{_{\mathrm{SQD}}}$	_	30	_	30	_	30	_	30	ns	15
QSF hold time referred to SC	t _{sqh}	5	_	5	_	5	_	5	_	ns	
Serial clock cycle time	t _{scc}	25	_	25	_	30	_	30	_	ns	
SC pulse width	t _{sc}	5	_	5	_	10	_	10	_	ns	
SC precharge time	t _{scp}	10	_	10	_	10	_	10	_	ns	
SC access time	$\mathbf{t}_{_{\mathrm{SCA}}}$	_	20	_	22	_	25	_	25	ns	15
Serial data-out hold time	t _{son}	5	_	5	_	5	_	5	_	ns	
Serial data-in setup time	t _{sis}	0	_	0	_	0	_	0	_	ns	
Serial data-in hold time	t _{siH}	15	_	15	_	15	_	15	_	ns	
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	
Column address to \overline{RAS} lead time	\mathbf{t}_{RAL}	35	—	35	_	40	—	45	—	ns	

Serial Read Cycle, Serial Write Cycle

		HM5	38123B								
		-6		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Uni t	Note s
Serial clock cycle time	t _{scc}	25	_	25	_	30	_	30	_	ns	
SC pulse width	t _{sc}	5	_	5	_	10	_	10	_	ns	
SC precharge width	t _{scp}	10	_	10	_	10	_	10	_	ns	
Access time from SC	$\mathbf{t}_{_{\mathrm{SCA}}}$	_	20	_	22	_	25	_	25	ns	15
Access time from \overline{SE}	$\mathbf{t}_{\scriptscriptstyle{SEA}}$	_	20	_	22	_	25	_	25	ns	15
Serial data-out hold time	t _{son}	5	—	5	—	5	_	5	—	ns	
Serial output buffer turn-off time referred to $\overline{\text{SE}}$	t _{sez}	—	20	—	20	—	20	—	20	ns	5
Serial data-in setup time	t _{sis}	0	_	0	_	0	_	0	_	ns	
Serial data-in hold time	t _{s⊪}	15	_	15	_	15	_	15	_	ns	
Serial write enable setup time	t _{sws}	5	_	5	_	5	_	5	_	ns	
Serial write enable hold time	t _{swH}	15	_	15	_	15	_	15	_	ns	
Serial write disable setup time	t _{swis}	5	_	5	_	5		5	_	ns	
Serial write disable hold time	t _{swin}	15	_	15	_	15	_	15	_	ns	


Notes: 1. AC measurements assume $t_{\tau} = 5$ ns.

2. When $t_{RCD} > t_{RCD}$ (max) or $t_{RAD} > t_{RAD}$ (max), access time is specified by t_{CAC} or t_{AA} .

- 3. $V_{_{IH}}$ (min) and $V_{_{IL}}$ (max) are reference levels for measuring timing of input signals. Transition time $t_{_{T}}$ is measured between $V_{_{IH}}$ and $V_{_{IL}}$.
- Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
- 5. t_{oFF1} (max), t_{oFF2} (max) and t_{sez} (max) are defined as the time at which the output achieves the open circuit condition (V_{OH} 100 mV, V_{OL} + 100 mV).
- 6. Assume that $t_{_{RCD}} \le t_{_{RCD}}$ (max) and $t_{_{RAD}} \le t_{_{RAD}}$ (max). If $t_{_{RCD}}$ or $t_{_{RAD}}$ is greater than the maximum recommended value shown in this table, $t_{_{RAC}}$ exceeds the value shown.
- 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 8. When $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max), access time is specified by t_{CAC} .
- 9. When $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max), access time is specified by t_{AA} .
- 10. If either t_{RCH} of t_{RRH} is satisfied, operation is guaranteed.
- 11. When $t_{wcs} \ge t_{wcs}$ (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
- Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When $t_{AWD} \ge t_{AWD}$ (min) and $t_{CWD} \ge t_{CWD}$ (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t_{ODD} (min) must be satisfied because output buffer must be turned off by \overline{OE} prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.


- 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.
- 17. After read transfer cycle, if split read transfer cycle is executed without SC access and SC address is 126 or 254, t_{SDD2} (min) must be satisfied 25 ns. Except for those cases, t_{SDD} (min) is effective and satisfied 5 ns.
- 18. XXX: H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max)) //////: Invalid Dout

Timing Waveforms^{*18}




Read Cycle


Early Write Cycle




Delayed Write Cycle



Read-Modify-Write Cycle






Page Mode Read Cycle


HITACHI

30







Page Mode Write Cycle (Delayed Write)




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle




Color Register Set Cycle (Early Write)






Color Register Set Cycle (Delayed Write)


Color Register Read Cycle




Flash Write Cycle




Block Write Cycle



Page Mode Block Write Cycle




Read Transfer Cycle (1)




satisfied 5 ns.


Read Transfer Cycle (2)




Pseudo Transfer Cycle




Write Transfer Cycle



Split Read Transfer Cycle




Split Write Transfer Cycle




42

Serial Read Cycle




Serial Write Cycle



Package Dimensions

HM538123BJ Series (CP-40D)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

Revision Record

Rev.	Date	Contents of Modification	Drawn by Approved by
1	Mar.18, 1994	Initial issue	M. Takahashi T. Kizaki
2.0	Dec.8, 1994	Addition of figure 4: Example of row bit data transfer	M. Takahashi T. Kizaki
		Addition of description about figure 4 for write transfer cycle	
3.0	Apr. 24, 1995	AC Chracteristics Addition of t_{sDD2} (min): 25/25/25/25 ns Addition of notes 17 Timing waveforms Read transfer cycle Addition of t_{sDD2} timing Addition of notes 3	M. Takahashi T. Kizaki
4.0	Nov. 1997	Change of Subtitle	