

Dual Bootstrapped 12 V MOSFET Driver with Output Disable

ADP3418

FEATURES

All-in-one synchronous buck driver **Bootstrapped high-side drive** 1 PWM signal generates both drives **Anticross-conduction protection circuitry** Output disable control turns off both MOSFETs to float the output per Intel® VRM 10 and AMD Opteron specifications

APPLICATIONS

Multiphase desktop CPU supplies Single-supply synchronous buck converters

GENERAL DESCRIPTION

The ADP3418 is a dual, high voltage MOSFET driver optimized for driving two N-channel MOSFETs, the two switches in a nonisolated, synchronous, buck power converter. Each of the drivers is capable of driving a 3000 pF load with a 30 ns transition time. One of the drivers can be bootstrapped, and is designed to handle the high voltage slew rate associated with floating highside gate drivers. The ADP3418 includes overlapping drive protection to prevent shoot-through current in the external MOSFETs. The OD pin shuts off both the high-side and the low-side MOSFETs to prevent rapid output capacitor discharge during system shutdowns.

The ADP3418 is specified over the commercial temperature range of 0°C to 85°C, and is available in an 8-lead SOIC package.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

© 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications	
Absolute Maximum Ratings4	
ESD Caution	
Pin Configuration and Function Descriptions5	
Timing Characteristics6	
Typical Performance Characteristics	
Theory of Operation9	
Low-Side Driver	
High-Side Driver	
REVISION HISTORY	
8/04—Data Sheet Changed from Rev. A to Rev. B	
Updated Figure 1; Deleted Figure 2	
Updated Specifications Table	1
Updated Pin Description	1
Updated Theory of Operation	(
Updated Applications Section1	(
Change to Ordering Guide	2

Overlap Protection Circuit	9
Application Information	10
Supply Capacitor Selection	10
Bootstrap Circuit	10
MOSFET Selection	10
PC Board Layout Considerations	12
Outline Dimensions	14
Ordering Guide	14

Updated Figure 1; Deleted Figure 2	1
Updated Specifications Table	3
Updated Pin Description	
Updated Theory of Operation	
Updated Applications Section	
Change to Ordering Guide	
0 0	

4/04—Data Sheet Changed from Rev. 0 to Rev. A

Updated Format	Universal
Change to General Description	1
Change to Figure 13	8
Change to Ordering Guide	12

3/03—Revision 0: Initial Version

SPECIFICATIONS1

VCC = 12 V, BST = 4 V to 26 V, T_A = 0°C to 85°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SUPPLY						
Supply Voltage Range	V cc		4.15		13.2	٧
Supply Current	I _{SYS}	BST = 12 V, IN = 0 V		3	6	mA
OD INPUT						
Input Voltage High			2.6			٧
Input Voltage Low					8.0	٧
Input Current			-1		+1	μΑ
Propagation Delay Time	t _{pdhOD}	See Figure 3		25	40	ns
	t _{pdlOD}	See Figure 3		20	40	ns
PWM INPUT						
Input Voltage High			3.0			٧
Input Voltage Low					8.0	٧
Input Current			-1		+1	μΑ
HIGH-SIDE DRIVER						
Output Resistance, Sourcing Current		$V_{BST} - V_{SW} = 12 \text{ V}$		1.8	3.0	Ω
Output Resistance, Sinking Current		$V_{BST} - V_{SW} = 12 \text{ V}$		1.0	2.5	Ω
Transition Times	t_{rDRVH}	See Figure 4, $V_{BST} - V_{SW} = 12 \text{ V}$, $C_{LOAD} = 3 \text{ nF}$		35	45	ns
	t _{fDRVH}	See Figure 4, $V_{BST} - V_{SW} = 12 \text{ V}$, $C_{LOAD} = 3 \text{ nF}$		20	30	ns
Propagation Delay ²	t _{pdhDRVH}	See Figure 4, $V_{BST} - V_{SW} = 12 \text{ V}$		40	65	ns
	t _{pdlDRVH}	$V_{BST} - V_{SW} = 12 \text{ V}$		20	35	ns
LOW-SIDE DRIVER						
Output Resistance, Sourcing Current				1.8	3.0	Ω
Output Resistance, Sinking Current				1.0	2.5	Ω
Transition Times	t_{rDRVL}	See Figure 4, C _{LOAD} = 3 nF		25	35	ns
	t _{fDRVL}	See Figure 4, C _{LOAD} = 3 nF		21	30	ns
Propagation Delay	t _{pdhDRVL}	See Figure 4		30	60	ns
	t _{pdIDRVL}	See Figure 4		10	20	ns
Timeout Delay		SW = 5 V		240		ns
		SW = PGND	90	120		ns

 $^{^{1} \,} All \, limits \, at \, temperature \, extremes \, are \, guaranteed \, via \, correlation \, using \, standard \, Statistical \, Quality \, Control \, (SQC).$ $^{2} \, For \, propagation \, delays, \, t_{pdh} \, refers \, to \, the \, specified \, signal \, going \, high, \, and \, t_{pdl} \, refers \, to \, it \, going \, low.$

ABSOLUTE MAXIMUM RATINGS

Table 2

Parameter Rating VCC -0.3 V to +15 V BST -0.3 V to VCC + 15 V C < 200 ns -0.3 V to 36 V BST to SW -0.3 V to +15 V SW -0.3 V to +15 V DC -5 V to +15 V < 200 ns -10 V to +25 V DRVH SW - 0.3 V to BST + 0.3 V DRVL (< 200 ns) -2 V to VCC + 0.3 V All Other Inputs and Outputs 0°C to 85°C Operating Ambient Temperature 0°C to 150°C Range -65°C to +150°C Junction-to-Air Thermal Resistance -65°C to +150°C Junction-to-Air Thermal Resistance 123°C/W 4-Layer Board 90°C/W Lead Temperature (Soldering, 10 s) 300°C Infrared (15 s) 260°C	1 able 2.	
BST DC $<200 \text{ ns}$ BST to SW DC $<200 \text{ ns}$ DRVH DRVL ($<200 \text{ ns}$) All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) $-0.3 \text{ V to VCC} + 15 \text{ V}$ -0.3 V to +15 V SW $-0.3 \text{ V to BST} + 0.3 \text{ V}$ $-0.3 \text{ V to BST} + 0.3 \text{ V}$ $-0.3 \text{ V to VCC} + 0.3 \text{ V}$ $-0.3 \text{ V to BST} + 0.3 \text{ V}$ $-0.3 \text{ V to VCC} + 0.3 \text{ V}$ $-0.3 \text{ V to BST} + 0.3 \text{ V}$ $-0.5 \text{ C to BS} + 0.3 \text{ V to BST} + 0.3 \text{ V}$ $-0.5 \text{ C to BS} + 0.3 \text{ V to BST} + 0.3 V$	Parameter	Rating
DC <200 ns BST to SW DC <200 ns DRVH DRVL (< 200 ns) All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) -0.3 V to VCC + 15 V -0.3 V to +15 V -10 V to +25 V SW - 0.3 V to BST + 0.3 V -2 V to VCC + 0.3 V -0.3 V to VCC + 0.3 V 0°C to 85°C -65°C to +150°C -65°C to +150°C	VCC	-0.3 V to +15 V
<200 ns BST to SW DC < 200 ns DRVH DRVL (< 200 ns) All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ _{JA}) 2-Layer Board 4-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) -0.3 V to 36 V -0.3 V to +15 V -10 V to +25 V SW - 0.3 V to BST + 0.3 V -0.3 V to VCC + 0.3 V 0°C to 85°C -65°C to +150°C -65°C to +150°C -65°C to +150°C 300°C/W 300°C 300°C	BST	
BST to SW DC $< 200 \text{ ns}$ DRVH DRVL ($< 200 \text{ ns}$) All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) $-0.3 \text{ V to } +15 \text{ V}$ $-5 \text{ V to } +15 \text{ V}$ $-10 \text{ V to } +25 \text{ V}$ SW $- 0.3 \text{ V to } BST + 0.3 \text{ V}$ $-2 \text{ V to } VCC + 0.3 \text{ V}$ $-0.3 \text{ V to } VCC + 0.3 \text{ V}$ $0^{\circ}\text{C to } 45^{\circ}\text{C}$ $-65^{\circ}\text{C to } +150^{\circ}\text{C}$	DC	-0.3 V to VCC + 15 V
SW DC $< 200 \text{ ns}$ DRVH DRVL ($< 200 \text{ ns}$) All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) $-5 \text{ V to} +15 \text{ V}$ $-10 \text{ V to} +25 \text{ V}$ SW $-0.3 \text{ V to} \text{ BST} + 0.3 \text{ V}$ $-0.3 \text{ V to} \text{ VCC} + 0.$	<200 ns	–0.3 V to 36 V
DC $< 200 \text{ ns}$ $-5 \text{ V to } +15 \text{ V}$ $-10 \text{ V to } +25 \text{ V}$ DRVH SW $-0.3 \text{ V to BST} + 0.3 \text{ V}$ DRVL ($< 200 \text{ ns}$) $-2 \text{ V to VCC} + 0.3 \text{ V}$ $-0.3 \text{ V to VCC} + 0.3 \text{ V}$ Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) -65°C to $+150^{\circ}\text{C}$ -65°C to $+150^{\circ}\text{C}$ Junction-to-Air Thermal Resistance (θ_{JA}) -2 -Layer Board -2 -C/W $-$	BST to SW	-0.3 V to +15 V
< 200 ns DRVH DRVL (< 200 ns) All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) -10 V to +25 V SW - 0.3 V to BST + 0.3 V -0.3 V to VCC + 0.3 V 0°C to 85°C -65°C to +150°C -65°C to +150°C 123°C/W 90°C/W 300°C 300°C	SW	
DRVH SW $-$ 0.3 V to BST $+$ 0.3 V DRVL ($<$ 200 ns) $-$ 2 V to VCC $+$ 0.3 V $-$ 0.3 V to VCC $+$ 0.3 V Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board $-$ 4-Layer Board $-$ 4-Layer Board $-$ 4-Layer Board $-$ 20°C to 150°C $-$ 20°C to 150°C $-$ 20°C to 150°C $-$ 20°C to 150°C $-$ 30°C	DC	−5 V to +15 V
DRVL (< 200 ns) All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ _{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) -2 V to VCC + 0.3 V -0.3 V to VCC + 0.3 V 0°C to 85°C 0°C to 150°C -65°C to +150°C 123°C/W 90°C/W 300°C	< 200 ns	–10 V to +25 V
All Other Inputs and Outputs Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) -0.3 V to VCC + 0.3 V 0°C to 85°C -65°C to 150°C -65°C to +150°C	DRVH	SW – 0.3 V to BST + 0.3 V
Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) 0°C to 85°C -65°C to +150°C -65°C to +150°C	DRVL (< 200 ns)	−2 V to VCC + 0.3 V
Range Operating Junction Temperature Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) O°C to 150°C -65°C to +150°C 123°C/W 90°C/W	All Other Inputs and Outputs	-0.3 V to VCC + 0.3 V
Range Storage Temperature Range Junction-to-Air Thermal Resistance (θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) -65°C to +150°C 123°C/W 90°C/W		0°C to 85°C
Junction-to-Air Thermal Resistance (θ _{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) 123°C/W 90°C/W 300°C		0°C to 150°C
(θ_{JA}) 2-Layer Board 4-Layer Board Lead Temperature (Soldering, 10 s) 123°C/W 90°C/W 300°C	Storage Temperature Range	−65°C to +150°C
4-Layer Board 90°C/W Lead Temperature (Soldering, 10 s) 300°C		
Lead Temperature (Soldering, 10 s) 300°C	2-Layer Board	123°C/W
	4-Layer Board	90°C/W
Infrared (15 s) 260°C	Lead Temperature (Soldering, 10 s)	300°C
	Infrared (15 s)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all voltages are referenced to PGND.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between the BST and SW pins holds this bootstrapped voltage for the high-side MOSFET as it is switched. The capacitor should be between 100 nF and 1 μF.
2	IN	Logic Level Input. This pin has primary control of the drive outputs.
3	OD	Output Disable. When low, this pin disables normal operation, forcing DRVH and DRVL low.
4	VCC	Input Supply. This pin should be bypassed to PGND with ~1 μF ceramic capacitor.
5	DRVL	Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.
6	PGND	Power Ground. Should be closely connected to the source of the lower MOSFET.
7	SW	This pin is connected to the buck switching node, close to the upper MOSFET's source. It is the floating return for the upper MOSFET drive signal.
8	DRVH	Buck Drive. Output drive for the upper (buck) MOSFET.

TIMING CHARACTERISTICS





Figure 3. Output Disable Timing Diagram



Figure~4.~Timing~Diagram.~Timing~is~referenced~to~the~90%~and~10%~points,~unless~otherwise~noted.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. DRVH Rise and DRVL Fall Times




Figure 6. DRVH Fall and DRVL Rise Times




Figure 7. DRVH and DRVL Rise Times vs. Temperature




Figure 8. DRVH and DRVL Fall Times vs. Temperature




Figure 9. DRVH and DRVL Rise Times vs. Load Capacitance




Figure 10. DRVH and DRVL Fall Times vs. Load Capacitance

Rev. B | Page 7 of 16




Figure 11. Supply Current vs. Frequency




Figure 12. Supply Current vs. Temperature




Figure 13. DRVL Output Voltage vs. Supply Voltage

THEORY OF OPERATION

The ADP3418 is a dual MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3 nF load at speeds up to 500 kHz.

A more detailed description of the ADP3418 and its features follows. Refer to Figure 1.

LOW-SIDE DRIVER

The low-side driver is designed to drive a ground-referenced N-channel MOSFET. The bias to the low-side driver is internally connected to the VCC supply and PGND.

When the driver is enabled, the driver's output is 180 degrees out of phase with the PWM input. When the ADP3418 is disabled, the low-side gate is held low.

HIGH-SIDE DRIVER

The high-side driver is designed to drive a floating N-channel MOSFET. The bias voltage for the high-side driver is developed by an external bootstrap supply circuit, which is connected between the BST and SW pins.

The bootstrap circuit comprises a diode, D1, and bootstrap capacitor, C_{BST1} . C_{BST2} and R_{BST} are included to reduce the highside gate drive voltage and limit the switch node slew-rate (referred to as a Boot-Snap[™] circuit, see the Application Information section for more details). When the ADP3418 is starting up, the SW pin is at ground, so the bootstrap capacitor will charge up to VCC through D1. When the PWM input goes high, the high-side driver will begin to turn on the high-side MOSFET, Q1, by pulling charge out of C_{BST1} and C_{BST2} . As Q1 turns on, the SW pin will rise up to V_{IN} , forcing the BST pin to $V_{IN} + V_{C(BST)}$, which is enough gate-to-source voltage to hold Q1 on. To complete the cycle, Q1 is switched off by pulling the gate down to the voltage at the SW pin. When the low-side MOSFET, Q2, turns on, the SW pin is pulled to ground. This allows the bootstrap capacitor to charge up to VCC again.

The high-side driver's output is in phase with the PWM input. When the driver is disabled, the high-side gate is held low.

OVERLAP PROTECTION CIRCUIT

The overlap protection circuit prevents both of the main power switches, Q1 and Q2, from being on at the same time. This is done to prevent shoot-through currents from flowing through both power switches and the associated losses that can occur during their on/off transitions. The overlap protection circuit accomplishes this by adaptively controlling the delay from the Q1 turn off to the Q2 turn on, and by internally setting the delay from the Q2 turn off to the Q1 turn on.

To prevent the overlap of the gate drives during the Q1 turn off and the Q2 turn on, the overlap circuit monitors the voltage at the SW pin. When the PWM input signal goes low, Q1 will begin to turn off (after propagation delay). Before Q2 can turn on, the overlap protection circuit makes sure that SW has first gone high and then waits for the voltage at the SW pin to fall from $V_{\rm IN}$ to 1 V. Once the voltage on the SW pin has fallen to 1 V, Q2 begins turn on. If the SW pin had not gone high first, then the Q2 turn on is delayed by a fixed 120 ns. By waiting for the voltage on the SW pin to reach 1 V or for the fixed delay time, the overlap protection circuit ensures that Q1 is off before Q2 turns on, regardless of variations in temperature, supply voltage, input pulse width, gate charge, and drive current. If SW does not go below 1 V after 240 ns, DRVL will turn on. This can occur if the current flowing in the output inductor is negative and is flowing through the high-side MOSFET body diode.

To prevent the overlap of the gate drives during the Q2 turn off and the Q1 turn on, the overlap circuit provides an internal delay that is set to 40 ns. When the PWM input signal goes high, Q2 will begin to turn off (after a propagation delay), but before Q1 can turn on, the overlap protection circuit waits for the voltage at DRVL to drop to approximately one sixth of $V_{\rm CC}$. Once the voltage at DRVL has reached this point, the overlap protection circuit will wait for the 40 ns internal delay time. Once the delay period has expired, Q1 will begin turn on.

APPLICATION INFORMATION

SUPPLY CAPACITOR SELECTION

For the supply input (VCC) of the ADP3418, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents drawn. Use a 4.7 μ F, low ESR capacitor. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size. Keep the ceramic capacitor as close as possible to the ADP3418.

BOOTSTRAP CIRCUIT

The bootstrap circuit uses a charge storage capacitor (C_{BST}) and a diode, as shown in Figure 1. These components can be selected after the high-side MOSFET has been chosen. The bootstrap capacitor must have a voltage rating that is able to handle twice the maximum supply voltage. A minimum 50 V rating is recommended. The capacitor values are determined using the following equations:

$$C_{BST1} + C_{BST2} = 10 \times \frac{Q_{GATE}}{V_{GATE}} \tag{1}$$

$$\frac{C_{BST1}}{C_{BST1} + C_{BST2}} = \frac{V_{GATE}}{VCC - V_D} \tag{2}$$

where Q_{GATE} is the total gate charge of the high-side MOSFET at V_{GATE} , V_{GATE} is the desired gate drive voltage (usually in the range of 5-10 V, 7 V being typical), and V_{D} is the voltage drop across D1. Rearranging Equations 1 and 2 to solve for C_{BST1} yields

$$C_{BST1} = 10 \times \frac{Q_{GATE}}{VCC - V_D}$$

C_{BST2} can then be found by rearranging Equation 1:

$$C_{BST2} = 10 \times \frac{Q_{GATE}}{V_{GATE}} - C_{BST1}$$

For example, an NTD60N02 has a total gate charge of about 12 nC at $V_{\rm GATE}$ = 7 V. Using VCC = 12 V and $V_{\rm D}$ = 1 V, we find $C_{\rm BST1}$ = 12 nF and $C_{\rm BST2}$ = 6.8 nF. Good quality ceramic capacitors should be used.

 R_{BST} is used for slew-rate limiting to minimize the ringing at the switch node. It also provides peak current limiting through D1. An R_{BST} value of 1.5 Ω to 2.2 Ω is a good choice. The resistor needs to be able to handle at least 250 mW due to the peak currents that flow through it.

A small-signal diode can be used for the bootstrap diode due to the ample gate drive voltage supplied by $V_{\rm CC}.$ The bootstrap diode must have a minimum 15 V rating to withstand the maximum supply voltage. The average forward current can be estimated by

$$I_{F(AVG)} = Q_{GATE} \times f_{MAX} \tag{3}$$

where f_{MAX} is the maximum switching frequency of the controller. The peak surge current rating should be calculated using:

$$I_{F(PEAK)} = \frac{VCC - V_D}{R_{RST}} \tag{4}$$

MOSFET SELECTION

When interfacing the ADP3418 to external MOSFETs, there are a few considerations that the designer should be aware of. These will help to make a more robust design that will minimize stresses on both the driver and MOSFETs. These stresses include exceeding the short-time duration voltage ratings on the driver pins as well as the external MOSFET.

It is also highly recommended to use the Boot-Snap circuit to improve the interaction of the driver with the characteristics of the MOSFETs. If a simple bootstrap arrangement is used, make sure to then include a proper snubber network on the SW node.

High-Side (Control) MOSFETs

The high-side MOSFET is usually selected to be high speed to minimize switching losses (see any ADI Flex-mode[™] controller datasheet for more details on MOSFET losses). This usually implies a low gate resistance and low input capacitance/charge device. Yet, there is also a significant source lead inductance that can exist (this depends mainly on the MOSFET package; it is best to contact the MOSFET vendor for this information).

The ADP3418 DRVH output impedance and the input resistance of the MOSFETs determine the rate of charge delivery to the gate's internal capacitance, which determines the speed at which the MOSFETs turn on and off. However, due to potentially large currents flowing in the MOSFETs at the on and off times (this current is usually larger at turn off due to ramping up of the output current in the output inductor), the source lead inductance will generate a significant voltage across it when the high-side MOSFETs switch off. This will create a significant drain-source voltage spike across the internal die of the MOSFETs and can lead to catastrophic avalanche. The mechanisms involved in this avalanche condition can be referenced in literature from the MOSFET suppliers.

The MOSFET vendor should provide a maximum voltage slew rate at drain current rating such that this can be designed around. Once you have this specification, the next step is to determine the maximum current you expect to see in the MOSFET. This can be done with the following equation:

$$I_{MAX} = I_{DC}(per \ phase) + (VCC - V_{OUT}) \times \frac{D_{MAX}}{f_{MAX} \times L_{OUT}}$$
(5)

Here, D_{MAX} is determined for the VR controller being used with the driver. Please note this current gets divided roughly equally between MOSFETs if more than one is used (assume a worst-case mismatch of 30% for design margin). L_{OUT} is the output inductor value.

When producing your design, there is no exact method for calculating the dV/dt due to the parasitic effects in the external MOSFETs as well as the PCB. However, it can be measured to determine if it is safe. If it appears the dV/dt is too fast, an optional gate resistor can be added between DRVH and the high-side MOSFETs. This resistor will slow down the dV/dt, but it will also increase the switching losses in the high-side MOSFETs. The ADP3418 has been optimally designed with an internal drive impedance that will work with most MOSFETs to switch them efficiently yet minimize dV/dt. However, some high-speed MOSFETs may require this external gate resistor depending on the currents being switched in the MOSFET.

Low-Side (Synchronous) MOSFETs

The low-side MOSFETs are usually selected to have a low onresistance to minimize conduction losses. This usually implies a large input gate capacitance and gate charge. The first concern is to make sure the power delivery from the ADP3418's DRVL does not exceed the thermal rating of the driver (see the Flex-mode controller data sheet for details).

The next concern for the low-side MOSFETs is based on preventing them from inadvertently being switched on when the high-side MOSFET turns on. This occurs due to the draingate (Miller, also specified as C_{rss}) capacitance of the MOSFET. When the drain of the low-side MOSFET is switched to VCC by the high-side turning on (at a rate dV/dt), the internal gate of the low-side MOSFET will be pulled up by an amount roughly equal to VCC × (C_{rss}/C_{iss}). It is important to make sure this does not put the MOSFET into conduction.

Another consideration is the non-overlap circuitry of the ADP3418 which attempts to minimize the non-overlap period. During the state of the high-side turning off to low-side turning on, the SW pin is monitored (as well as the conditions of SW prior to switching) to adequately prevent overlap.

However, during the low-side turn off to high-side turn on, the SW pin does not contain information for determining the proper switching time, so the state of the DRVL pin is monitored to go below one sixth of VCC and then a delay is added. But due to the Miller capacitance and internal delays of the low-side MOSFET gate, one must ensure the Miller to input capacitance ratio is low enough and the low-side MOSFET internal delays are not large enough to allow accidental turn on of the low-side when the high-side turns on.

A spreadsheet is available from ADI that will assist the designer in the proper selection of low-side MOSFETs.

PC BOARD LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed circuit boards.

- Trace out the high current paths and use short, wide (>20 mil) traces to make these connections.
- Connect the PGND pin of the ADP3418 as closely as possible to the source of the lower MOSFET.
- The V_{CC} bypass capacitor should be located as close as possible to the VCC and PGND pins.
- Use vias to other layers when possible to maximize thermal conduction away from the IC.

The circuit in Figure 15 shows how four drivers can be combined with the ADP3188 to form a total power conversion solution for generating $V_{\text{CC(CORE)}}$ for an Intel CPU that is VRD 10.x compliant.

Figure 14 shows an example of the typical land patterns based on the guidelines given previously. For more detailed layout guidelines for a complete CPU voltage regulator subsystem, refer to the ADP3188 data sheet.




Figure 14. External Component Placement Example for the ADP3418 Driver





Figure 15. VRD 10.x Compliant Intel CPU Supply Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 16. 8-Lead Standard Small Outline Package [SOIC] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADP3418KRZ ¹	0°C to 85°C	SOIC	RN-8
ADP3418KRZ–REEL ¹	0°C to 85°C	SOIC	RN-8

 $^{^{1}}$ Z = Pb-free part.

NOTES

NOTES



www.analog.com