


**PS21869****INTEGRATED POWER FUNCTIONS**

600V/50A CSTBT inverter bridge for three phase  
DC-to-AC power conversion

**INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS**

- For upper-leg IGBTs : Drive circuit, High voltage isolated high-speed level shifting, Control supply under-voltage (UV) protection.
- For lower-leg IGBTs : Drive circuit, Control supply under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling : Corresponding to an SC fault (Lower-leg IGBT) or a UV fault (Lower-side supply).
- Input interface : 3, 5V line CMOS/TTL compatible. (High Active)
- UL Approved : Yellow Card No. E80276

**APPLICATION**

AC100V~200V inverter drive for small power motor control.

**Fig. 1 PACKAGE OUTLINES (Short-pin type : PS21869-P) Refer Fig. 6 for long-pin type : PS21869-AP.**

Dimensions in mm




Fig. 2 INTERNAL FUNCTIONS BLOCK DIAGRAM (TYPICAL APPLICATION EXAMPLE)





Fig. 3 EXTERNAL PART OF THE DIP-IPM PROTECTION CIRCUIT



**MAXIMUM RATINGS** ( $T_j = 25^\circ\text{C}$ , unless otherwise noted)**INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N	500	V
Vces	Collector-emitter voltage		600	V
$\pm I_c$	Each IGBT collector current	$T_f = 25^\circ\text{C}$	50	A
$\pm I_{CP}$	Each IGBT collector current (peak)	$T_f = 25^\circ\text{C}$ , less than 1ms	100	A
Pc	Collector dissipation	$T_f = 25^\circ\text{C}$ , per 1 chip	70.4	W
Tj	Junction temperature	(Note 1)	-20~+125	$^\circ\text{C}$

**Note 1 :** The maximum junction temperature rating of the power chips integrated within the DIP-IPM is  $150^\circ\text{C}$  (@  $T_f \leq 100^\circ\text{C}$ ) however, to ensure safe operation of the DIP-IPM, the average junction temperature should be limited to  $T_{j(\text{ave})} \leq 125^\circ\text{C}$  (@  $T_f \leq 100^\circ\text{C}$ ).


**CONTROL (PROTECTION) PART**

Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VP1-VPC, VN1-VNC	20	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	20	V
Vin	Input voltage	Applied between UP, VP, WP-VPC, UN, VN, WN-VNC	-0.5~VD+0.5	V
Vfo	Fault output supply voltage	Applied between Fo-VNC	-0.5~VD+0.5	V
Ifo	Fault output current	Sink current at Fo terminal	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
Vcc(prot)	Self protection supply voltage limit (short circuit protection capability)	$V_d = 13.5\sim 16.5\text{V}$ , Inverter part $T_j = 125^\circ\text{C}$ , non-repetitive, less than $2\ \mu\text{s}$	400	V
Tf	Module case operation temperature	(Note 2)	-20~+100	$^\circ\text{C}$
Tstg	Storage temperature		-40~+125	$^\circ\text{C}$
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	2500	Vrms

**Note 2 :** Tf measurement point



## THERMAL RESISTANCE

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R <sub>th(j-f)Q</sub>	Junction to case thermal resistance (Note 3)	Inverter IGBT part (per 1/6 module)	—	—	1.42	°C/W
R <sub>th(j-f)F</sub>		Inverter FWDi part (per 1/6 module)	—	—	2.00	°C/W

**Note 3 :** Grease with good thermal conductivity should be applied evenly with about +100μm~+200μm on the contacting surface of DIP-IPM and heat-sink.

ELECTRICAL CHARACTERISTICS ( $T_j = 25^\circ\text{C}$ , unless otherwise noted)

## INVERTER PART

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	V <sub>D</sub> = V <sub>DB</sub> = 15V V <sub>IN</sub> = 5V	I <sub>C</sub> = 50A, T <sub>j</sub> = 25°C I <sub>C</sub> = 50A, T <sub>j</sub> = 125°C	— —	1.50 1.60	2.00 2.10	V
V <sub>EC</sub>	FWDi forward voltage	T <sub>j</sub> = 25°C, -I <sub>C</sub> = 50A, V <sub>IN</sub> = 0V	—	1.70	2.20	V	
t <sub>on</sub>			0.70	1.30	1.90	μs	
t <sub>rr</sub>			—	0.30	—	μs	
t <sub>c(on)</sub>	Switching times	V <sub>CC</sub> = 300V, V <sub>D</sub> = V <sub>DB</sub> = 15V I <sub>C</sub> = 50A, T <sub>j</sub> = 125°C, V <sub>IN</sub> = 0 ↔ 5V Inductive load (upper-lower arm)	—	0.40	0.60	μs	
t <sub>off</sub>			—	2.00	2.60	μs	
t <sub>c(off)</sub>			—	0.65	0.90	μs	
I <sub>CES</sub>	Collector-emitter cut-off current	V <sub>CE</sub> = V <sub>CES</sub>	T <sub>j</sub> = 25°C T <sub>j</sub> = 125°C	— —	1 10	mA	

## CONTROL (PROTECTION) PART


Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
I <sub>D</sub>	Circuit current	V <sub>D</sub> = V <sub>DB</sub> = 15V V <sub>IN</sub> = 5V	Total of V <sub>P1</sub> -V <sub>PC</sub> , V <sub>N1</sub> -V <sub>NC</sub> V <sub>UFB</sub> -V <sub>UFS</sub> , V <sub>VFB</sub> -V <sub>VFS</sub> , V <sub>WF</sub> -V <sub>WFS</sub>	— —	— 0.55	7.00 mA	
		V <sub>D</sub> = V <sub>DB</sub> = 15V V <sub>IN</sub> = 0V	Total of V <sub>P1</sub> -V <sub>PC</sub> , V <sub>N1</sub> -V <sub>NC</sub> V <sub>UFB</sub> -V <sub>UFS</sub> , V <sub>VFB</sub> -V <sub>VFS</sub> , V <sub>WF</sub> -V <sub>WFS</sub>	— —	— 0.55	mA	
V <sub>F0H</sub>		V <sub>SC</sub> = 0V, Fo circuit pull-up to 5V with 10kΩ	4.9	—	—	V	
V <sub>F0L</sub>		V <sub>SC</sub> = 1V, I <sub>FO</sub> = 1mA	—	—	0.95	V	
V <sub>SC(ref)</sub>	Short circuit trip level	T <sub>f</sub> = -20~100°C, V <sub>D</sub> = 15V	(Note 4)	0.45	—	0.52	V
I <sub>IN</sub>	Input current	V <sub>IN</sub> = 5V	—	1.0	1.5	2.0	mA
UV <sub>DBt</sub>	Control supply under-voltage protection	T <sub>j</sub> ≤ 125°C	Trip level	10.0	—	12.0	V
UV <sub>DBr</sub>			Reset level	10.5	—	12.5	V
UV <sub>Dt</sub>			Trip level	10.3	—	12.5	V
UV <sub>Dr</sub>			Reset level	10.8	—	13.0	V
t <sub>FO</sub>	Fault output pulse width	C <sub>FO</sub> = 22nF	(Note 5)	1.0	1.8	—	ms
V <sub>th(on)</sub>	ON threshold voltage	Applied between U <sub>P</sub> , V <sub>P</sub> , W <sub>P</sub> -V <sub>PC</sub> , U <sub>N</sub> , V <sub>N</sub> , W <sub>N</sub> -V <sub>NC</sub>	—	2.1	2.3	2.6	V
V <sub>th(off)</sub>	OFF threshold voltage		—	0.8	1.4	2.1	V

**Note 4 :** Short circuit protection is functioning only for the low-arms. Please select the external shunt resistor such that the SC trip-level is less than 2.0 times of the current ratings.

**5 :** Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulse width t<sub>FO</sub> depends on the capacitance value of C<sub>FO</sub> according to the following approximate equation : C<sub>FO</sub> = 12.2 × 10<sup>-6</sup> × t<sub>FO</sub> [F].

## MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Condition		Limits			Unit
			Min.	Typ.	Max.	
Mounting torque	Mounting screw : M4	Recommended : 1.18 N·m	0.98	—	1.47	N·m
Weight			—	65	—	g
Heat-sink flatness		(Note 6)	-50	—	100	μm

**Note 6 :** Measurement point of heat-sink flatness

## RECOMMENDED OPERATION CONDITIONS

Symbol	Parameter	Condition	Recommended value			Unit	
			Min.	Typ.	Max.		
V <sub>CC</sub>	Supply voltage	Applied between P-N	0	300	400	V	
V <sub>D</sub>	Control supply voltage	Applied between V <sub>P1</sub> -V <sub>PC</sub> , V <sub>N1</sub> -V <sub>NC</sub>	13.5	15.0	16.5	V	
V <sub>DB</sub>	Control supply voltage	Applied between V <sub>UFB</sub> -V <sub>UFS</sub> , V <sub>VFB</sub> -V <sub>VFS</sub> , V <sub>WF</sub> -V <sub>WFS</sub>	13.0	15.0	18.5	V	
ΔV <sub>D</sub> , ΔV <sub>DB</sub>	Control supply variation		-1	—	1	V/μs	
I <sub>dead</sub>	Arm shoot-through blocking time	For each input signal, T <sub>f</sub> ≤ 100°C	2	—	—	μs	
f <sub>PWM</sub>	PWM input frequency	T <sub>f</sub> ≤ 100°C, T <sub>j</sub> ≤ 125°C	—	—	20	kHz	
I <sub>O</sub>	Allowable r.m.s. current	V <sub>CC</sub> = 300V, V <sub>D</sub> = V <sub>DB</sub> = 15V, P.F = 0.8, sinusoidal output T <sub>f</sub> ≤ 100°C, T <sub>j</sub> ≤ 125°C (Note 7)	f <sub>PWM</sub> = 5kHz f <sub>PWM</sub> = 15kHz	—	—	23.6 13.8	Arms
PWIN(on)			(Note 8)	0.3	—	—	
PWIN(off)	Allowable minimum input pulse width	200 ≤ V <sub>CC</sub> ≤ 350V, 13.5 ≤ V <sub>D</sub> ≤ 16.5V, 13.0 ≤ V <sub>DB</sub> ≤ 18.5V, -20°C ≤ T <sub>f</sub> ≤ 100°C, N-line wiring inductance less than 10nH (Note 9)	Below rated current Between rated current and 1.7 times of rated current Between 1.7 times and 2.0 times of rated current	3.0 5.0 5.9	—	—	μs
V <sub>NC</sub>	V <sub>NC</sub> variation	between V <sub>NC</sub> -N (including surge)	—	-5.0	—	5.0	V

**Note 7 :** The allowable r.m.s. current value depends on the actual application conditions.**8 :** The input pulse width less than PWIN(on) might make no response.**9 :** IPM might make delayed response (less than 2μsec) or no response for the input signal with off pulse width less than PWIN(off). Please refer Fig. 4 for details.

Fig. 4 CURRENT OUTPUT WHEN INPUT SIGNAL IS LESS THAN ALLOWABLE MINIMUM INPUT PULSE WITH PWIN(off) (P-side only)






Fig. 5 THE DIP-IPM INTERNAL CIRCUIT




Jul. 2005

Fig. 6 PACKAGE OUTLINES (Long-pin type : PS21869-AP)




**Fig. 7 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS****[A] Short-Circuit Protection (Lower-arms only with the external shunt resistor and CR filter)**

- a1. Normal operation : IGBT ON and carrying current.
- a2. Short circuit current detection (SC trigger).
- a3. IGBT gate hard interruption.
- a4. IGBT turns OFF.
- a5. Fo timer operation starts : The pulse width of the Fo signal is set by the external capacitor CFO.
- a6. Input "L" : IGBT OFF.
- a7. Input "H" : IGBT ON.
- a8. IGBT OFF in spite of input "H".



**[B] Under-Voltage Protection (Lower-arm, UVd)**

- b1. Control supply voltage rises : After the voltage level reaches  $UV_{Dr}$ , the circuits start to operate when next input is applied.
- b2. Normal operation : IGBT ON and carrying current.
- b3. Under voltage trip ( $UV_{Dt}$ ).
- b4. IGBT OFF in spite of control input condition.
- b5.  $F_o$  operation starts.
- b6. Under voltage reset ( $UV_{Dr}$ ).
- b7. Normal operation : IGBT ON and carrying current.



**[C] Under-Voltage Protection (Upper-arm, UVDB)**

- c1. Control supply voltage rises : Operation starts soon after UVDBr.
- c2. Protection circuit state reset : IGBT ON : Currents output.
- c3. Normal operation : IGBT ON and carrying current.
- c4. Under voltage trip (UVDBt).
- c5. IGBT OFF in spite of control input condition, but there is no Fo signal output.
- c6. Under voltage reset (UVDBr).
- c7. Normal operation : IGBT ON and carrying current.

**Fig. 8 RECOMMENDED CPU I/O INTERFACE CIRCUIT**

**Note :** RC coupling at each input (parts shown dotted) may change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board.

The DIP-IPM input signal section integrates a  $2.5k\Omega$ (min) pull-down resistor. Therefore, when using a external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.



**Fig. 9 WIRING CONNECTION OF SHUNT RESISTOR**

Fig. 10 TYPICAL DIP-IPM APPLICATION CIRCUIT EXAMPLE



- Note 1:** To prevent the input signals oscillation, the wiring of each input should be as short as possible. (Less than 2cm)
- 2:** By virtue of integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer isolation is possible.
- 3:** FO output is open drain type. This signal line should be pulled up to the positive side of the 5V power supply with approximately 10k $\Omega$  resistor.
- 4:** FO output pulse width is determined by the external capacitor between CFO and VNC terminals (CFO). (Example : CFO = 22nF → tFO = 1.8ms (typ.))
- 5:** The logic of input signal is high-active. The DIP-IPM input signal section integrates a 2.5k $\Omega$  (min) pull-down resistor. Therefore, when using external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.
- 6:** To prevent malfunction of protection, the wiring of A, B, C should be as short as possible.
- 7:** Please set the R1Cs time constant in the range 1.5~2 $\mu$ s.
- 8:** Each capacitor should be located as nearby the pins of the DIP-IPM as possible.
- 9:** To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 pins should be as short as possible. Approximately a 0.1~0.22 $\mu$ F snubber capacitor between the P-N1 pins is recommended.
- 10:** It is recommended to insert a Zener diode (24V/1W) nearby each pair of supply terminals to prevent surge destruction.