# INTEGRATED CIRCUITS



Product specification Supersedes data of 1996 Aug 15 IC20 Data Handbook 1998 Jan 06



HILIP

Philips Semiconductors

83C654

#### DESCRIPTION

The P83C654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83C654 has the same instruction set as the 80C51. Two versions of the derivative exist:

- 83C654 16k bytes mask programmable ROM
- 87C654 EPROM version (described in a separate data sheet)

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 83C654 contains a non-volatile  $16k \times 8$  read-only program memory, a volatile  $256 \times 8$  read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I<sup>2</sup>C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC654 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16(24)MHz crystal, 58% of the instructions are executed in  $0.75(0.5)\mu$ s and 40% in  $1.5(1)\mu$ s. Multiply and divide instructions require  $3(2)\mu$ s.




#### FEATURES


- 80C51 central processing unit
- 16k × 8 ROM expandable externally to 64k bytes
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I<sup>2</sup>C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
  - Idle mode
  - Power-down mode
- ROM code protection
- Extended frequency range: 3.5 to 24 MHz
- Three operating ambient temperature ranges:

0 to +70°C -40 to +85°C

–40 to +125°C



### LOGIC SYMBOL




### **PIN CONFIGURATIONS**

#### Plastic dual in-line package Plastic shrink dual in-line package 42 V<sub>DD</sub> P1.0 1 40 V<sub>DD</sub> P1.0 1 P1.1 2 41 P0.0/AD0 P1.1 2 39 P0.0/AD0 P1.2 3 40 P0.1/AD1 P1.2 3 38 P0.1/AD1 39 P0.2/AD2 P1.3 4 37 P0.2/AD2 P1.3 4 P1.4 5 38 P0.3/AD3 P1.4 5 36 P0.3/AD3 P1.5 6 37 P0.4/AD4 P1.5 6 35 P0.4/AD4 SCL/P1.6 7 36 P0.5/AD5 SCL/P1.6 7 34 P0.5/AD5 35 P0.6/AD6 SDA/P1.7 8 SDA/P1.7 8 33 P0.6/AD6 RST 9 34 P0.7/AD7 RST 9 32 P0.7/AD7 SHRINK DUAL IN-LINE PACKAGE 33 EA PLASTIC DUAL RxD/P3.0 10 RxD/P3.0 10 31 EA IN-LINE PACKAGE NC\* 11 32 NC\* 30 ALE TxD/P3.1 11 31 ALE TxD/P3.1 12 INT0/P3.2 12 29 PSEN INT0/P3.2 13 30 PSEN INT1/P3.3 13 28 P2.7/A15 INT1/P3.3 14 29 P2.7/A15 27 P2.6/A14 T0/P3.4 14 28 P2.6/A14 T0/P3.4 15 26 P2.5/A13 T1/P3.5 15 27 P2.5/A13 T1/P3.5 16 WR/P3.6 16 25 P2.4/A12 RD/P3.7 17 24 P2.3/A11 WR/P3.6 17 26 P2.4/A12 RD/P3.7 18 XTAL2 18 23 P2.2/A10 25 P2.3/A11 22 P2.1/A9 24 P2.2/A10 19 XTAL2 19 XTAL1 Vss 20 21 P2.0/A8 XTAL1 20 23 P2.1/A9 22 P2.0/A8 V<sub>SS</sub> 21 SU00933


\* Do not connect. SU00934

#### Plastic leaded chip carrier



\* Do not connect.

### Plastic quad flat pack



\* Do not connect.

(QFP only): Due to EMC improvements, all  $V_{SS}$  pins (6, 16, 28, 39) must be connected to  $V_{SS}$  on the 80C652/83C654.

#### **ORDERING INFORMATION**

	ORDER NUMBER MARKING		IPS NORTH AME RT ORDER NUME		DRAWING	TEMPERATURE RANGE (°C)	FREQ
ROMIess <sup>1</sup>	ROM	ROMIess <sup>1</sup>	ROM	EPROM <sup>3</sup>	NUMBER	AND PACKAGE	MHz <sup>2,3</sup>
P80C652EBP	P83C654EBP/xxx	P80C652EBPN	P83C654EBPN	S87C654-4N40	SOT129-1	0 to +70, Plastic Dual In-line Package	16
P80C652EBA	P83C654EBA/xxx	P80C652EBAA	P83C654EBAA	S87C654-4A44	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	16
P80C652EBB	P83C654EBB/xxx	P80C652EBBB	P83C654EBBB	S87C654-4B44	SOT307-2	0 to +70, Plastic Quad Flat Pack	16
	P83C654EBR/xxx				SOT270-1	0 to +70, Plastic Shrink Dual In-Line Package	16
P80C652EFP	P83C654EFP/xxx	P80C652EFPN	P83C654EFPN	S87C654-5N40	SOT129-1	–40 to +85, Plastic Dual In-line Package	16
P80C652EFA	P83C654EFA/xxx	P80C652EFAA	P83C654EFAA	S87C654-5A44	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	16
P80C652EFB	P83C654EFB/xxx	P80C652EFBB	P83C654EFBB	S87C654-5B44	SOT307-2	–40 to +85, Plastic Quad Flat Pack	16
P80C652EHP	P83C654EHP/xxx	P80C652EHPN	P83C654EHPN		SOT129-1	–40 to +125, Plastic Dual In-line Package	16
P80C652EHA	P83C654EHA/xxx	P80C652EHAA	P83C654EHAA		SOT187-2	–40 to +125, Plastic Leaded Chip Carrier	16
P80C652EHB	P83C654EHB/xxx	P80C652EHBB	P83C654EHBB		SOT307-2	–40 to +125, Plastic Quad Flat Pack	16
				S87C654-7N40	SOT129-1	0 to +70, Plastic Dual In-line Package	20
				S87C654-7A44	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	20
				S87C654-8N40	SOT129-1	–40 to +85, Plastic Dual In-line Package	20
				S87C654-8A44	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	20
P80C652IBP	P83C654IBP/xxx	P80C652IBPN	P83C654IBPN		SOT129-1	0 to +70, Plastic Dual In-line Package	24
P80C652IBA	P83C654IBA/xxx	P80C652IBAA	P83C654IBAA		SOT187-2	0 to +70, Plastic Leaded Chip Carrier	24
P80C652IBB	P83C654IBB/xxx	P80C652IBBB	P83C654IBBB		SOT307-2	0 to +70, Plastic Quad Flat Pack	24
P80C652IFP	P83C654IFP/xxx	P80C652IFPN	P83C654IFPN		SOT129-1	–40 to +85, Plastic Dual In-line Package	24
P80C652IFA	P83C654IFA/xxx	P80C652IFAA	P83C654IFAA		SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	24
P80C652IFB	P83C654IFB/xxx	P80C652IFBB	P83C654IFBB		SOT307-2	–40 to +85, Plastic Quad Flat Pack	24

NOTES:

For full specification, see the 80C652/83C652 data sheet.
 83C654 frequency range is 3.5MHz–16MHz or 3.5MHz–24MHz.
 For specification of the EPROM version, see the 87C654 data sheet.
 xxx denotes the ROM code number.

#### **PIN DESCRIPTIONS**

	PI	N NUMB	ER		
MNEMONIC	DIP	PLCC	QFP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	6, 16, 28, 39	I	Ground: 0V reference. With the QFP package all $V_{SS}$ pins ( $V_{SS1}$ to $V_{SS4}$ ) must be connected.
V <sub>DD</sub>	40	44	38	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39–32	43–36	37–30	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Alternate functions include:
P1.6	7	8	2	I/O	SCL: I <sup>2</sup> C-bus serial port clock line.
P1.7	8	9	3	I/O	SDA: I <sup>2</sup> C-bus serial port data line.
P2.0-P2.7	21–28	24–31	18–25	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	<b>Port 3</b> : Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	I	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8		INTO (P3.2): External interrupt
	13 14	15 16	9 10		INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input
	14	10	10		<b>T1 (P3.5):</b> Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{DD}$ .
ALE	30	33	27	I/O	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	32	26	0	<b>Program Store Enable:</b> Read strobe to external program memory via Port 0 and Port 2. It is activated twice each machine cycle during fetches from the external program memory. When executing out of external program memory two activations of PSEN are skipped during each access to external data memory. PSEN is not activated (remains HIGH) during no fetches from external program memory. PSEN can sink/source 8 LSTTL inputs and can drive CMOS inputs without external pull–ups.
ĒĀ	31	35	29	I	<b>External Access:</b> If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 16384. If during a RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.
XTAL1	19	21	15	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	ο	Crystal 2: Output from the inverting oscillator amplifier.
NOTE:					

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{DD}$  + 0.5V or  $V_{SS}$  – 0.5V, respectively.

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRE	SS, SYME	BOL, OR A	LTERNAT	IVE PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
В*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR:	Data pointer										
DPH	(2 bytes) Data pointer high	83H									оон
DPL	Data pointer low	82H									00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*#	Interrupt enable	A8H	EA		ES1	ES0	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*#	Interrupt priority	B8H	_		PS1	PS0	PT1	PX1	PT0	PX0	xx000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*#	Port 1	90H	SDA	SCL							FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	TO	INT1	<b>INTO</b>	TXD	RXD	FFH
PCON#	Power control	87H	SMOD	-	-	-	GF1	GF0	PD	IDL	0xxx0000B
			9F	9E	9D	9C	9B	9A	99	98	
S0CON*#	Serial 0 port control	98H	SM0	SM1	SM2	REN	TB8	RB8	ТІ	RI	00H
S0BUF#	Serial 0 data buffer	99H									xxxxxxxB
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00H
S1DAT#	Serial 1 data	DAH									00H
SP	Stack pointer	81H									07H
S1ADR#	Serial 1 address	DBH			SL	AVE ADD	RESS ——			GC	00H
C4CTA#		Doll	004	SC3	SC2	SC1	000	0	0	0	
S1STA#	Serial 1 status	D9H	SC4 DF				SC0	0	0	0	F8H
C4CON##	Carial 4 control	DOLL		DE	DD	DC	DB	DA	D9	D8	00000000
S1CON*#	Serial 1 control	D8H	CR2 8F	ENS1 8E	STA 8D	STO 8C	SI 8B	AA 8A	CR1 89	CR0 88	00000000B
TCON*	Timer control	88H	TF1	o⊑ TR1	TF0	TR0	IE1	IT1	IE0	IT0	- 00Н
TH1	Timer high 1	8DH		1			I				00H
TH0	Timer high 0	8CH									00H
TL1	Timer low 1	8BH									00H
TL0	Timer low 0	8AH									00H
TMOD	Timer mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00H

Table 1. 8XC652/654 Special Function Registers

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

# ROM CODE PROTECTION (83C654)

The 83C654 has an additional security feature. ROM code protection may be selected by setting a mask–programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The  $\overline{EA}$  input is latched during RESET and is "don't care" after RESET (also if the security bit is not set). This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data.

### OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 3.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{DD}$  and RST must come up at the same time for a proper start-up.

#### Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any

#### enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

#### I<sup>2</sup>C SERIAL COMMUNICATION — SIO1

The  $l^2C$  serial port is identical to the  $l^2C$  serial port on the 8XC552. The operation of this subsystem is described in detail in the 8XC552 section of this manual.

Note that in both the 8XC652/4 and the 8XC552 the  $I^2C$  pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51. Therefore P1.6 and P1.7 have open drain outputs on the 8XC652/4.

### Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

### Serial Control Register (S1CON) – See Table 3

S1CON (D8H)	CR2	ENS1	STA	STO	SI	AA	CR1	CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

### Table 3. Serial Clock Rates

			BIT FREG	BIT FREQUENCY (kHz) AT f <sub>OSC</sub>			
CR2	CR1	CR0	6MHz	12MHz	16MHz	24MHz	f <sub>OSC</sub> DIVIDED BY
0	0	0	23	47	62.5	94	256
0	0	1	27	54	71	107 <sup>1</sup>	224
0	1	0	31.25	62.5	83.3	125 <sup>1</sup>	192
0	1	1	37	75	100	150 <sup>1</sup>	160
1	0	0	6.25	12.5	17	25	960
1	0	1	50	100	133 <sup>1</sup>	200 <sup>1</sup>	120
1	1	0	100	200 <sup>1</sup>	267 <sup>1</sup>	400 <sup>1</sup>	60
1	1	1	0.24 < 62.5 0 to 255	0.49 < 62.5 0 to 254	0.65 < 55.6 0 to 253	0.98 < 50.0 0 to 251	$96 \times (256 - (reload value Timer 1))$ reload value range Timer 1 (in mode 2)

NOTES:

1998 Jan 06

1. These frequencies exceed the upper limit of 100kHz of the I<sup>2</sup>C-bus specification and cannot be used in an I<sup>2</sup>C-bus application.

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to $V_{SS}$	-0.5 to + 6.0	V
Input, output current on any single pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	W

NOTES:

### DEVICE SPECIFICATIONS

ТҮРЕ	SUPPLY VOLTAGE (V)		FREQUEN	ICY (MHz)	TEMPERATURE RANGE (°C)
ITFE	MIN.	MAX.	MIN.	MAX.	TEMPERATURE RANGE (C)
P83C654EBx	4.5	5.5	3.5	16	0 to +70
P83C654EFx	4.5	5.5	3.5	16	-40 to +85
P83C654FHx	4.5	5.5	3.5	16	-40 to +125
P83C654IBx	4.5	5.5	3.5	24	0 to +70
P83C654IFx	4.5	5.5	3.5	24	-40 to +85

#### 1998 Jan 06 Downloaded from <u>Elcodis.com</u> electronic components distributor

<sup>1.</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

<sup>2.</sup> This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

<sup>3.</sup> Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

### DC ELECTRICAL CHARACTERISTICS

 $V_{SS}$  = 0V,  $V_{DD}$  = 5V  $\pm$  10%

			TEST	LIN	IITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
VIL	Input low voltage,	0 to +70°C		-0.5	0.2V <sub>DD</sub> -0.1	V
	except EA, P1.6/SCL, P1.7/SDA	–40 to +85°C		-0.5	0.2V <sub>DD</sub> -0.15	V
		–40 to +125°C		-0.5	0.2V <sub>DD</sub> -0.25	V
V <sub>IL1</sub>	Input low voltage to EA	0 to +70°C		-0.5	0.2V <sub>DD</sub> -0.3	V
		–40 to +85°C		-0.5	0.2V <sub>DD</sub> -0.35	V
		–40 to +125°C		-0.5	0.2V <sub>DD</sub> -0.45	V
V <sub>IL2</sub>	Input low voltage to P1.6/SCL, P1.7/SDA <sup>6</sup>			-0.5	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage, except XTAL1, RST,	0 to +70°C		0.2V <sub>DD</sub> +0.9	V <sub>DD</sub> +0.5	V
	P1.6/SCL, P1.7/SDA	–40 to +85°C		0.2V <sub>DD</sub> +1.0	V <sub>DD</sub> +0.5	V
		–40 to +125°C		0.2V <sub>DD</sub> +1.0	V <sub>DD</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST	0 to +70°C		0.7V <sub>DD</sub>	V <sub>DD</sub> +0.5	V
		–40 to +85°C		0.7V <sub>DD</sub> +0.1	V <sub>DD</sub> +0.5	V
		–40 to +125°C		0.7V <sub>DD</sub> +0.1	V <sub>DD</sub> +0.5	V
V <sub>IH2</sub>	Input high voltage, P1.6/SCL, P1.7/SDA <sup>6</sup>			0.7V <sub>DD</sub>	6.0	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		I <sub>OL</sub> = 1.6mA <sup>8, 9</sup>		0.45	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN		I <sub>OL</sub> = 3.2mA <sup>8, 9</sup>		0.45	V
V <sub>OL2</sub>	Output low voltage, P1.6/SCL, P1.7/SDA		I <sub>OL</sub> = 3.0mA		0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3, ALE, PSEN <sup>10</sup>		I <sub>OH</sub> = -60μA	2.4		V
OIT			I <sub>OH</sub> = -25μA	0.75V <sub>DD</sub>		V
			I <sub>OH</sub> = -10μA	0.9V <sub>DD</sub>		V
V <sub>OH1</sub>	Output high voltage; port 0 in external bus mode		I <sub>OH</sub> = -800μA	2.4		V
			I <sub>OH</sub> = -300μA	0.75V <sub>DD</sub>		V
			I <sub>OH</sub> = -80μA	0.9V <sub>DD</sub>		V
IIL	Logical 0 input current, ports 1, 2, 3,	0 to +70°C	V <sub>IN</sub> = 0.45V		-50	μΑ
	except P1.6/SCL, P1.7/SDA	–40 to +85°C			-75	μΑ
		–40 to +125°C			-75	μΑ
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3,	0 to +70°C	See note 7		-650	μΑ
	except P1.6/SCL, P1.7/SDA	–40 to +85°C			-750	μA
		–40 to +125°C			-750	μΑ
$I_{L1}$	Input leakage current, port 0, EA		$0.45V < V_{I} < V_{DD}$		±10	μΑ
$I_{L2}$	Input leakage current, P1.6/SCL, P1.7/SDA		$0V < V_{I} < 6.0V$		±10	μΑ
			$0V < V_{DD} < 6.0V$			μΑ
I <sub>DD</sub>	Power supply current:		See note 1			
	Active mode @ 16MHz <sup>2, 11</sup>		V <sub>DD</sub> =5.5V		28.0	mA
	Active mode @ 24MHz <sup>2, 11</sup>		V <sub>DD</sub> =5.5V		35.0	mA
	Idle mode @ 16MHz <sup>3, 11</sup>				6	mA
	Idle mode @ 24MHz <sup>3, 11</sup>				7	mA
	Power down mode <sup>4, 5</sup>	40.1.1.40500			50	μA
	Power down mode <sup>4, 5</sup>	–40 to +125°C			100	μA
R <sub>RST</sub>	Internal reset pull-down resistor			50	150	kΩ
CIO	Pin capacitance		Freq.=1MHz		10	pF

NOTES:

1. See Figures 9 through 11 for I<sub>DD</sub> test conditions.


See Figures 9 through TFTon IDD test containers.
 The operating supply current is measured with all output pins disconnected; XTAL1 driven with t<sub>r</sub> = t<sub>f</sub> = 5ns; V<sub>IL</sub> = V<sub>SS</sub> + 0.5V; V<sub>IH</sub> = V<sub>DD</sub> -0.5V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V<sub>DD</sub>. See Figure 9.
 The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t<sub>r</sub> = t<sub>f</sub> = 5ns; V<sub>IL</sub> = V<sub>SS</sub> + 0.5V; V<sub>IH</sub> = V<sub>DD</sub> -0.5V; XTAL2 not connected; POID = P1.6 = P1.7 = V<sub>DD</sub>; EA = RST = V<sub>SS</sub>. See Figure 10.

The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 =  $V_{DD}$ ; EA = RST =  $V_{SS}$ . See Figure 11. 4.

5.  $2V \le V_{PD} \le V_{DD}$  max.

6. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 0.3V<sub>DD</sub> will be recognized as a logic 0 while an input voltage above  $0.7V_{\text{DD}}$  will be recognized as a logic 1.

- Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.
- 8. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 9. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> = 10mA per port pin; Maximum I<sub>OL</sub> = 26mA total for Port 0; Maximum I<sub>OL</sub> = 15mA total for Ports 1, 2, and 3; Maximum I<sub>OL</sub> = 71mA total for all output pins. If I<sub>OL</sub> exceeds the test conditions, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- 10. Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the 0.9V<sub>DD</sub> specification when the address bits are stabilizing.
- 11. IDDMAX for other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz. IDDMAX is given in mA.



### AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup> (16 MHz type)

SYMBOL         FI           1/t <sub>CLCL</sub> -           t <sub>LHLL</sub> -           t <sub>AVLL</sub> -           t <sub>LLAX</sub> -           t <sub>LLIV</sub> -           t <sub>LLPL</sub> -	IGURE 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	PARAMETER Oscillator frequency ALE pulse width Address valid to ALE low Address hold after ALE low ALE low to valid instruction in	MIN 85 8	MAX	MIN 3.5 2t <sub>CLCL</sub> -40	<b>MAX</b> 16	UNIT MHz
t <sub>LHLL</sub> t <sub>AVLL</sub> t <sub>LLAX</sub> t <sub>LLIV</sub>	2 2 2 2 2 2	ALE pulse width Address valid to ALE low Address hold after ALE low	8			16	MHz
t <sub>AVLL</sub> t <sub>LLAX</sub> t <sub>LLIV</sub>	2 2 2 2	Address valid to ALE low Address hold after ALE low	8		$2$ tor $c_1 = 40$		
t <sub>LLAX</sub> t <sub>LLIV</sub>	2 2 2	Address hold after ALE low		Î	- CLCL-+0		ns
t <sub>LLIV</sub>	2		20		t <sub>CLCL</sub> –55		ns
	2	ALE low to valid instruction in	28		t <sub>CLCL</sub> -35		ns
t <sub>LLPL</sub>				150		4t <sub>CLCL</sub> -100	ns
	2	ALE low to PSEN low	23		t <sub>CLCL</sub> -40		ns
t <sub>PLPH</sub>		PSEN pulse width	143		3t <sub>CLCL</sub> -45		ns
t <sub>PLIV</sub>	2	PSEN low to valid instruction in		83		3t <sub>CLCL</sub> -105	ns
t <sub>PXIX</sub>	2	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	2	Input instruction float after PSEN		38		t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub>	2	Address to valid instruction in		208		5t <sub>CLCL</sub> -105	ns
t <sub>PLAZ</sub>	2	PSEN low to address float		10		10	ns
Data Memory							<u></u>
t <sub>RLRH</sub>	3, 4	RD pulse width	275		6t <sub>CLCL</sub> -100		ns
	3, 4	WR pulse width	275		6t <sub>CLCL</sub> -100		ns
	3, 4	RD low to valid data in		148		5t <sub>CLCL</sub> -165	ns
	3, 4	Data hold after RD	0		0		ns
	3, 4	Data float after RD		55		2t <sub>CLCL</sub> -70	ns
	3, 4	ALE low to valid data in		350		8t <sub>CLCL</sub> -150	ns
	3, 4	Address to valid data in		398		9t <sub>CLCL</sub> -165	ns
	3, 4	ALE low to RD or WR low	138	238	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
	3, 4	Address valid to WR low or RD low	120		4t <sub>CLCL</sub> -130		ns
	3, 4	Data valid to WR transition	3		t <sub>CLCL</sub> -60		ns
	3, 4	Data setup time before WR	288		7t <sub>CLCL</sub> -150		ns
	3, 4	Data hold after WR	13		t <sub>CLCL</sub> -50		ns
	3, 4	RD low to address float		0		0	ns
	3, 4	RD or WR high to ALE high	23	103	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
Shift Register			-		0101	0101	
t <sub>XLXL</sub>	5	Serial port clock cycle time <sup>3</sup>	0.75		12t <sub>CLCL</sub>		μs
t <sub>QVXH</sub>	5	Output data setup to clock rising edge <sup>3</sup>	492		10t <sub>CLCL</sub> -133		ns
t <sub>XHQX</sub>	5	Output data hold after clock rising edge <sup>3</sup>	80		2t <sub>CLCL</sub> -117		ns
t <sub>XHDX</sub>	5	Input data hold after clock rising edge <sup>3</sup>	0		0		ns
t <sub>XHDV</sub>	5	Clock rising edge to input data valid <sup>3</sup>		492	· ·	10t <sub>CLCL</sub> -133	ns
External Clock							L
t <sub>CHCX</sub>	6	High time <sup>3</sup>	20		20	t <sub>CLCL</sub> – t <sub>CLCX</sub>	ns
t <sub>CLCX</sub>	6	Low time <sup>3</sup>	20		20	t <sub>CLCL</sub> - t <sub>CHCX</sub>	ns
tCLCH	6	Rise time <sup>3</sup>		20		20	ns
t <sub>CHCL</sub>	6	Fall time <sup>3</sup>		20		20	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

### AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup> (24 MHz type)

			24MHz	CLOCK	VARIABL	E CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
1/t <sub>CLCL</sub>	2	Oscillator frequency			3.5	24	MHz	
t <sub>LHLL</sub>	2	ALE pulse width	43		2t <sub>CLCL</sub> -40		ns	
t <sub>AVLL</sub>	2	Address valid to ALE low	17		t <sub>CLCL</sub> -25		ns	
t <sub>LLAX</sub>	2	Address hold after ALE low	17		t <sub>CLCL</sub> -25		ns	
t <sub>LLIV</sub>	2	ALE low to valid instruction in		102		4t <sub>CLCL</sub> -65	ns	
t <sub>LLPL</sub>	2	ALE low to PSEN low	17		t <sub>CLCL</sub> -25		ns	
t <sub>PLPH</sub>	2	PSEN pulse width	80		3t <sub>CLCL</sub> -45		ns	
t <sub>PLIV</sub>	2	PSEN low to valid instruction in		65		3t <sub>CLCL</sub> -60	ns	
t <sub>PXIX</sub>	2	Input instruction hold after PSEN	0		0		ns	
t <sub>PXIZ</sub>	2	Input instruction float after PSEN		17		t <sub>CLCL</sub> -25	ns	
t <sub>AVIV</sub>	2	Address to valid instruction in		128		5t <sub>CLCL</sub> -80	ns	
t <sub>PLAZ</sub>	2	PSEN low to address float		10		10	ns	
Data Memo	ry	•		•	•	-		
t <sub>RLRH</sub>	3, 4	RD pulse width	150		6t <sub>CLCL</sub> -100		ns	
t <sub>WLWH</sub>	3, 4	WR pulse width	150		6t <sub>CLCL</sub> -100		ns	
t <sub>RLDV</sub>	3, 4	RD low to valid data in		118		5t <sub>CLCL</sub> –90	ns	
t <sub>RHDX</sub>	3, 4	Data hold after RD	0		0		ns	
t <sub>RHDZ</sub>	3, 4	Data float after RD		55		2t <sub>CLCL</sub> -28	ns	
t <sub>LLDV</sub>	3, 4	ALE low to valid data in		180		8t <sub>CLCL</sub> -150	ns	
t <sub>AVDV</sub>	3, 4	Address to valid data in		210		9t <sub>CLCL</sub> -165	ns	
t <sub>LLWL</sub>	3, 4	ALE low to RD or WR low	75	175	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns	
t <sub>AVWL</sub>	3, 4	Address valid to $\overline{WR}$ low or $\overline{RD}$ low	92		4t <sub>CLCL</sub> -75		ns	
t <sub>QVWX</sub>	3, 4	Data valid to WR transition	12		t <sub>CLCL</sub> –30		ns	
t <sub>DW</sub>	3, 4	Data setup time before WR	162		7t <sub>CLCL</sub> -130		ns	
t <sub>WHQX</sub>	3, 4	Data hold after WR	17		t <sub>CLCL</sub> -25		ns	
t <sub>RLAZ</sub>	3, 4	RD low to address float		0		0	ns	
t <sub>WHLH</sub>	3, 4	RD or WR high to ALE high	17	67	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	ns	
Shift Regist	ter							
t <sub>XLXL</sub>	5	Serial port clock cycle time <sup>3</sup>	0.5		12t <sub>CLCL</sub>		μs	
t <sub>QVXH</sub>	5	Output data setup to clock rising edge <sup>3</sup>	283		10t <sub>CLCL</sub> -133		ns	
t <sub>XHQX</sub>	5	Output data hold after clock rising edge <sup>3</sup>	23		2t <sub>CLCL</sub> -60		ns	
t <sub>XHDX</sub>	5	Input data hold after clock rising edge <sup>3</sup>	0		0		ns	
t <sub>XHDV</sub>	5	Clock rising edge to input data valid <sup>3</sup>		283		10t <sub>CLCL</sub> -133	ns	
External Cl	ock	• • • •		•			L	
t <sub>CHCX</sub>	6	High time <sup>3</sup>	17		17	t <sub>CLCL</sub> – t <sub>CLCX</sub>	ns	
t <sub>CLCX</sub>	6	Low time <sup>3</sup>	17		17	t <sub>CLCL</sub> - t <sub>CHCX</sub>	ns	
t <sub>CLCH</sub>	6	Rise time <sup>3</sup>		5		5	ns	
t <sub>CHCL</sub>	6	Fall time <sup>3</sup>		5		5	ns	

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

#### Philips Semiconductors

### CMOS single-chip 8-bit microcontroller

83C654

#### AC ELECTRICAL CHARACTERISTICS – I<sup>2</sup>C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT
SCL TIMI	NG CHARACTERISTICS		
t <sub>HD;STA</sub>	START condition hold time	$\geq$ 14 t <sub>CLCL</sub>	> 4.0µs <sup>1</sup>
t <sub>LOW</sub>	SCL LOW time	≥ 16 t <sub>CLCL</sub>	> 4.7µs <sup>1</sup>
t <sub>HIGH</sub>	SCL HIGH time	≥ 14 t <sub>CLCL</sub>	> 4.0µs <sup>1</sup>
t <sub>RC</sub>	SCL rise time	≤ 1μs	_ 2
t <sub>FC</sub>	SCL fall time	≤ 0.3µs	< 0.3μs <sup>3</sup>
SDA TIMI	NG CHARACTERISTICS		
t <sub>SU;DAT1</sub>	Data set-up time	≥ 250ns	> 20 t <sub>CLCL</sub> – t <sub>RD</sub>
t <sub>SU;DAT2</sub>	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs¹
t <sub>SU;DAT3</sub>	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t <sub>CLCL</sub>
t <sub>HD;DAT</sub>	Data hold time	≥ 0ns	> 8 t <sub>CLCL</sub> – t <sub>FC</sub>
t <sub>SU;STA</sub>	Repeated START set-up time	$\geq$ 14 t <sub>CLCL</sub>	> 4.7µs <sup>1</sup>
t <sub>SU;STO</sub>	STOP condition set-up time	$\geq$ 14 t <sub>CLCL</sub>	> 4.0µs <sup>1</sup>
t <sub>BUF</sub>	Bus free time	$\geq$ 14 t <sub>CLCL</sub>	> 4.7µs <sup>1</sup>
t <sub>RD</sub>	SDA rise time	≤ 1μs	_ 2
t <sub>FD</sub>	SDA fall time	≤ 0.3μs	< 0.3μs <sup>3</sup>


NOTES:

1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.

2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be  $< 1\mu$ s.


 Spikes on the SDA and SCL lines with a duration of less than 3 t<sub>CLCL</sub> will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.


4. t<sub>CLCL</sub> = 1/f<sub>OSC</sub> = one oscillator clock period at pin XTAL1. For 63ns (42ns) < t<sub>CLCL</sub> < 285ns (16MHz (24MHz) > f<sub>OSC</sub> > 3.5MHz) the SIO1 interface meets the I<sup>2</sup>C-bus specification for bit-rates up to 100 kbit/s.





### TIMING SIO1 (I<sup>2</sup>C) INTERFACE


### **EXPLANATION OF THE AC SYMBOLS**


















Figure 7. AC Testing Input/Output




### 83C654







Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	с	р <sup>(1)</sup>	Е <sup>(1)</sup>	е	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT129-1	051G08	MO-015AJ				<del>-92-11-17</del> 95-01-14


# 83C654


Product specification

112E10

MO-047AC

SOT187-2





83C654


SOT187-2

95-02-25

97-12-16


 $\odot$ 

F



### Philips Semiconductors

# CMOS single-chip 8-bit microcontroller



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFEF	EUROPEAN			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT270-1					$\bigcirc \bigcirc$	<del>- 90-02-13 -</del> 95-02-04
						33-02-04

22

83C654

NOTES

### 83C654

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Philips Semiconductors** 811 East Argues Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 06-98

Document order number:

9397 750 04048

Let's make things better.





Semiconductors

Philips