

M52036SP

SYNC SIGNAL PROCESSOR

REJ03F0086-0100Z Rev.1.0 Sep.22.2003

Description

The M52036SP is a semiconductor integrated circuit for the automatic selection and rectification of sync waveforms. The IC operates with synchronizing signals in three forms, that is, separate sync(positive or negative polarity, 1 to 5 Vp-p), composite sync (positive or negative polarity, 1 to 5 Vp-p), and synchronous video (negative sync). This IC is optimal for processing sync signals for multi-scan-type displays.

Features

- Indicates the presence or absence of synchronizing-signal input and the polarities of the signals
- Pulse-output circuit is for open-collector output
- Clamp-pulse output and Clamp-pulse trigger is generated at the front edge for separate sync and composite sync input, and at the rear edge for sync on video input.
- 20-pin shrink-DIP


Application

Display Monitor

Recommended Operating Condition


Supply voltage range: 11 to 13 VRated supply voltage: 12 V

Block Diagram






Pin Functions



Absolute Maximum Rating

Item	Symbol	Rated values	Units	
Supply voltage	Vcc	14.0	V	
Power dissipation	Pd	1000	mW	
Operating ambient temperature	Topr	-20 to 85	°C	
Storing temperature	Tstg	-40 to 150	°C	



Electrical Characteristics

 $(Ta = 25^{\circ}C\ Vcc = 12\ V,\ V_{DD} = Open)$

			T				100	ID O II		7 5									
		bave to	-		Τ.		ldet	dtunt	<u> </u>		I Tab	ecpe	HA o	t 19ì	.98 				-
	á	Pins 4, 6, and 8 shall have no Input signal. The Input pin shall be connected to GND via a capacitor.			The farmet closed 6.7 Wes	is equivalent to NO SYNC.			The John times 67 Vec	is equivalent to NO SYNC.									
	Remarks	nal. conn			1 3	N O			1 2	No.					.		1		
	œ	it sign				alent a			5	lent t									
		Pins 4, no Impu pin sha GND vi			1 5	equiv			وَ ا	duly a			İ		ĺ				
		2822	├-		f	.22	<u> </u>		F	72	<u> </u>		_	-	\perp		_		
I adv	of Unit	Ψ		>		>		>		>		>		>		>		>	>
res Ces	Max.	45		5.3		0.5		5.3		0.5		5.3 E.3	-	0.5		5.3		0.5	4.
Rated values	Typ.	35		2.0		ı		2.0		1		5.0		1	\vdash	2.0		1	1.0
Rate	Min.	25		4.0	\vdash		├		 		├		-		+		-		
	Σ	- ~	<u> </u>	ਧ ਂ	<u> </u>	<u> </u>		4.0	<u> </u>	<u> </u>	<u> </u>	4.0		I	_	0.	<u> </u>	1	0.7
_	٤																		
Output	waveform			2		2		ŭ		2		ğ		Z		ă		Z	2
°	wa				ĺ]			_		_		_	"
5			-		 		-		_		_		_		-		<u> </u>		
Output	suld	∢		-	L							2		<u> </u>		<u>ლ</u> -		19	10
	Š		풀흣	유	포함	7 dd	# a	70	유물	감	7.0	L	20	~a	20	20	No.		
Input	conditions		ž5.	žě V	15K	35	₹	15K	35.	355	\$5.5 9	25K	35 197	\$ ¥	验	16KHz 1VP-9	18K.52	1GKHz 1Vp-p	
	8		7.5µs 16xHz	7.5µs 16KHz	∏7.5µs 16KHz 0.7Vp·p	7.5µs 16KHz	7.5µs 16KHz	7.5µs 16KHz	7.5µ5 16KH2	∏7.5µs 16KHz	7.5µs 16KHz	7.5µs 16KH2	∏7.5µs 16KHz	U7.5µs 16KHz	7.5µs 16KH2]∫7.5µs][7.5µs][7.5µ	
-	•						7	7		۲,	므	2	5	2	7	7		5	
Input	pins	16	9	œ	9	8	9	83	9	8	9	8	9	8	9	80	9	8	
ions	16	74	٠			-	•		,	-		-		_	٠.	-		_	
Switch conditions	,eo	- 7			_ ·				,			-		-	,	-			2
vitch	9	- 5			-					_						-			2
	4		,	7		7		7		7	,		_ `	7	-	2		7	2
1	sym nores	צנ	Ş	5	3	₫	Š	HO2	Ş	707	9	180	ç	2		2	Č	305	01.0
		ŧ				-													
١,	:	Circuit current	Pin 1 output	- ve	Pin ! output	evel	Pin 2 output	ě	Pin 2 output	evel	utpr	ē	utpu	ve	utbu	ē	utpu	ve.	무립
1		it .	-	Hi level		Low level	2 0	Hi leve	2 0	Low level	8	Hi level	18 0	Low level	0 61	Hi level	6	Low level	Threshold voltage
		ט	Pi:	_	<u>"</u>	ا د	Pin	_	Ë	ا د	Pin 18 output	_	Pin 18 output	٤	Pin 19 output	[±]	Pin 19 output	의	두 ^
2		-	,	٠	~	,		,	U	n	u	•	1	`					2
								1				i						ŀ	

Electrical Characteristics (cont.)

 $(Ta = 25^{\circ}C \ Vcc = 12 \ V, \ V_{DD} = Open)$


Samarbe	Remarks The Input signal 0.1Vr+ is a dummy noise signal.		If malfunction by noise occurs is checked.				
Types	of Unit	۸	>	>	>	. >	>
san	Max.	0.1	ı	0.5	0.5	0.5	0.5
Rated values	Typ: Max.	ı	ı	ı	1	ı	1
Rate	Min.	ı	0.2	ı	ı	- 1	1
Output	waveforms	No pulse should be output,	16KHz	☐ v Meas	JL V Meas	Л V Меаs	J v Meas
Output	plns	14	14	15	14	17	13
Input	conditions	7 1.5µ 16KHz 0.1Vp-p	1.5µ 16KHz 0.2Vp·p	∏2.5µs 16KHz	7.5 16KHz	J 7.5µs 16KHz][7.5µs 16KHz
Input	pins	4	ব	4/6	4/6	4/6	60
Ę	16	-	-	-	-	-	-
conditions	80	2	74	7	~	2	-
£ 8	9	2	74	· -	-		2
Switch	4	-	-	-	-	-	2
Sum hole	Symbols		N1-55	1501	140L	170L	130L
at Seat		Maximum noise amplitude of voltage of input signal	Minimum voltage amplitude of input signal	15pin HO Output Low level	14pin HD* Output Low level	17pin CP* Output Low level	13pin VD* Output Low level
Ş		11	12	13	14	15	16

Electrical Characteristics (cont.)

 $(Ta = 25^{\circ}C \ Vcc = 12 \ V, \ V_{DD} = Open)$

Remarks		•	-					
Types of Unit	\$	ŞĒ.	SC.	Su.	SU.	. Sr	ž	Su
×	350	350	350	350	350	950	350	350
Rated values in. Typ. Max.	120	150	120	100	120	700	120	5
Rate Min.	ı		1	ı	Ι,	450	ı	ì
Output	Input (saw.) Time	Input 50%.) Time	Input (50M) Time Output (50M) Neas	Input (sox) Time Output (sox):	Input (sex.) Time Output (sex.) Meas	seaM ami —	input (1994.) Time Output (1904.) Meas	Input (59%3) Time Output (59%3):
Output	15	15	14	14	11	. 17	13	13
Input	7.5µs 16KHz	7.5µs 16KHz	7.5µs 16xHz	7.5µs 16XHz	J. 7.5µs 16KHz	7.5µs 16KHz	T7.5µs 16KHz] 7.5µs 6KHz
Input pins	4/6	4/6	4/6	4/6	4/6	4/6	ω .	8
16 16	-	-	-	-	-	-	-	-
Switch conditions	2	7	- 2	7	~	. 7	-	-
و ي	-	_			-	-	7	2
Swi	-	-	-		-	-	7	7
Symbols	HD - DA	80 GH	HD+-DA	HD:08	CP* - DT	. σο - − σο	VDDA	VD D8
Items	HD"delay time (A)	HD [*] delay time (B)	HD*—delay time (A)	HD⁺delay time (B)	CP* - delay time	CP• — PULSE → WIDTH	VD⁺—delay time (A)	VD'-delay time (8)
	유	보	Ħ	王	5	Ū	>	>

Test Circuit



Logic Table

Table.1 Decoder Logic Output

Input to pin 6 HD.COMP	Input to pin 8 VD	Output	pins			
		1	2	18	19	
HD. COMP. (POS)	NON	Н	L	L	L	
HD. COMP. (POS)	VD (POS)	Н	Н	L	L	
HD. COMP. (POS)	VD (NEG)	Н	Н	L	Н	
HD. COMP. (NEG)	NON	Н	L	Н	L	
HD. COMP. (NEG)	VD (POS)	Н	Н	Н	L	
HD. COMP. (NEG)	VD (NEG)	Н	Н	Н	Н	
NON	NON	L	L	L	L	
NON	VD (POS)	L	Н	L	L	
NON	VD (NEG)	L	Н	L	Н	

Table.2 Allowable Amplitude of Input Voltage




Table.3 Output Priority

Input signals (pin)			Output signa	Output signals (pin)				
4 pin	6 pin	8 pin	14 pin 15 pin	13 pin	17 pin			
0	×	×	4	11	4			
0	О	×	6	11	6			
0	×	О	4	8	4			
0	О	О	6	8	6			
X	×	×	×	×	×			
X	О	×	6	11	6			
X	×	О	×	8	×			
×	О	О	6	8	6			

Table.4 Pulse Duty Ratio for Allowable Maximum Input Signal Input Pulse to Pin 6 (HD.COMP.)

 $F_H = 16 \; kHz$

Maximum v	oltage amplitude (V _{P-P})	1.0	3.3	4.0	5.0
POS.	%	15.0	13.8	11.2	9.0
	Time (μs)	9.38	8.63	7.00	8.63
NEG.	%	15.0	13.0	10.5	8.8
	Time (μs)	9.38	8.13	6.56	5.50

Input Pulse to Pin 8 (VD)

Fv = 60 Hz

Maximum v	oltage amplitude (V _{P-P})	1.0	3.3	4.0	5.0	
POS.	%	14.1	12.1	9.8	7.7	
	Time (ms)	2.35	2.02	1.63	1.28	
NEG.	%	14.8	11.3	9.2	7.5	
	Time (ms)	2.47	1.88	1.53	1.25	

Precautions for Application

1. Input

1) Green (Sync on Video) input (pins [3] and [4])

The input signals must be in sync negative polarity.

For sync separation, a method is used in which the sync tip is clamped by a capacitor attached externally to pin [4] and by the C and R attached to pin [3].

Then sync tip of pin [4] shows approximately 4 V.

2) Comp Sync/H sync, V sync input

Connect the composite sync input to pin [6]. For the separate sync input, connect H and V to pins[6] and [8] respectively. The bias and impedance at pins [6] and [8] are 6 V and 10 k Ω , respectively.

Waveform shaping and polarity detection are performed by a double threshold converter installed inside.

The internal circuit is as shown in Fig.B. The average DC voltage is set to approximately $0.7\ V$ higher and lower than V_2 .

Thus, as shown in Fig. A, this processor is energized by an input signal 0.7 Vp-p or over when the duty ratio is small. On the other hand, approximately 1.4 Vp-p is suitable when the duty ratio is large. Fig. C indicates an allowable standard value for the input duty.






Fig. D shows an example of the measures for improving the allowable duty ratio in a range of 1.4 Vp-p or over of the input signal.



For use in a range outside the specified value, confirm that the waveform complies with Fig. E when measured it after removing the filters in pins [7] and [9].



3) Polarity detection and empty input detection (pins [7] and [9])

A capacitor is required to be installed external as a filter for polarity detection and empty input detection. The large the capacitance, the smaller the ripple and reduces malfunction. However, the detecting time is lengthened. For an input of 15 kHz, a capacitor of 0.05 μ F or larger is recommended. For 60 Hz, a 10 μ F or larger is sufficient. If it is necessary to use a capacitor of smaller capacitance, measure the waveform at the filter terminal under the condition of the lowest frequency of the input sync signal to be used and the smallest duty ratio. And make sure that the signal shows 7.5 V (actually 6.6 V) or over for positive polarity input or 4.5 V (actually 5.5 V) or lower for a negative polarity input.

4) VERT S/S IN (pins [11])

For V sync separation, signals are generated by externally integrating composite sync signals, and are then input. The composite sync signals that are input to pin [6] (H + V) ore output to pin [14] HD^+ . For V sync separation, pin [14] HD^+ output is externally integrated, and input to pin [11]. Check pin [11] waveform to see if the H element is adequately low.

In the IC, the sync separation threshold level is set to approximately 1 V when no external adjustment is provided.

5) VERT S/S ADJ (pins [10])

The threshold voltage is approximately 1 V when no external adjustment is provided. The threshold voltage is dependent on IC internal resistance. Pin [10] may be open; however, if noise may give adverse effect, ground the pin with capacitor.

When the H element cannot be lowered sufficiently, connect resistance between pin [10] and Vcc to change the threshold level. (Provide resistance such that when V_{DD} (Digital Vcc) is 12 V, the threshold voltage will be 8 V or less; and when V_{DD} 1s 5 V, the threshold voltage will be 4 V or less.)

When there are serration pulses or other pulses during the V period, provide resistance such that the threshold voltage will be half as high as V_{DD} .

2. CP-Width


Timing terminal (pins [20])

The time constant depends on the current flowing out through pin [20] and the capacitance of the timing terminal. The current flowing out through pin [20] is usually determined by the terminal voltage and the resistance of externally attached resistor. A pulse width of 0.7 μ sec is obtained by an 18 k Ω (or 200 μ A) resistor and a 100 pF capacitor both installed externally.

3. Output stage


1) Logic output (pins [1], [2], [18] and [19])

This output system is illustrated in the figure shown below. The internal load resistance of this IC is $20~k\Omega$.



2) Pulse output (pins [13], [14], [15] and [17])


This output system is of open collector type as illustrated in the figure shown below. Approximately 6 mA can be charged in.



3) Power supply

Supply 12 V to pin [16].

For the pulse output power, supply a digital Vcc of 5 to 12 V as illustrated below.



M52036SP

4. Other

Differences between M52036SP and M52346SP

The clamp pulse trigger is different between M52036SP and M52346SP when "S on G" and "H/H + V" are input simultaneously, or when only "H/H + V" is input.

M52036SP: Generated at the first edge of "H/H + V" input.


M52346SP: Generated at the latter edge of "H/H + V" input.

M52346SP clamp pulses are generated at the latter edge of signals that have been given priority.

The M52036SP pin configuration is the same as that of M52346SP.



Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

The pastery in a survival circula designs; and the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resident product product of the responsibility of the information of the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances i

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200. Fax: <65> 6278-8001

Tel. 3007 0210-0200, Fax. 3007 0270-0001									