

# CY7C1399

#### Features

- Single 3.3V power supply
- Ideal for low-voltage cache memory applications
- High speed — 12/15 ns
- Low active power - 255 mW (max.)
- Low CMOS standby power (L) 180  $\mu\text{W}$  (max.), f=f\_{MAX}
- 2.0V data retention (L)
  - —**40** μW
- Low-power alpha immune 6T cell
- Plastic SOJ and TSOP packaging

### **Functional Description**


The CY7C1399 is a high-performance 3.3V CMOS Static RAM organized as 32,768 words by 8 bits. Easy memory expansion

# 32K x 8 3.3V Static RAM

is provided by an active LOW Chip Enable ( $\overline{CE}$ ) and active LOW Output Enable ( $\overline{OE}$ ) and three-state drivers. The device has an automatic power-down feature, reducing the power consumption by more than 95% when deselected.

An active LOW Write Enable signal ( $\overline{\text{WE}}$ ) controls the writing/ reading operation of the memory. When  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are both LOW, data on the eight data input/output pins ( $I/O_0$ through  $I/O_7$ ) is written into the memory location addressed by the address present on the address pins ( $A_0$  through  $A_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  active LOW, while  $\overline{\text{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable ( $\overline{WE}$ ) is HIGH. The CY7C1399 is available in 28-pin standard 300-mil-wide SOJ and TSOP Type I packages.




#### **Selection Guide**

	7C1399–12	7C1399–15	7C1399–20	7C1399–25	7C1399–35
Maximum Access Time (ns)	12	15	20	25	35
Maximum Operating Current (mA)	60	55	50	45	40
Maximum CMOS Standby Current (µA)	500	500	500	500	500
Maximum CMOS Standby Current (µA) L	50	50	50	50	50

Cypress Semiconductor Corporation



## **Pin Configuration**



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{CC}$ to Relative $GND^{[1]}$ –0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> 0.5V to $V_{CC}$ + 0.5V DC Input Voltage <sup>[1]</sup> 0.5V to $V_{CC}$ + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	3.3V ±300 mV
Industrial	–40°C to +85°C	3.3V ±300 mV

## Electrical Characteristics Over the Operating Range<sup>[1]</sup>

			7C1399–12 7C1		7C13	99–15	7C13	399–20		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = –2.0 mA		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> +0.3V	2.2	V <sub>CC</sub> +0.3V	2.2	V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current			-1	+1	-1	+1	-1	+1	μΑ
l <sub>oz</sub>	Output Leakage Current	$GND \le V_I \le V_{CC},$ Output Disabled		-5	+5	-5	+5	-5	+5	μA
los	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND			-300		-300		-300	mA
lcc	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>			60		55		50	mA
I <sub>SB1</sub>	Automatic CE Power-Down				5		5		5	mA
	Current — TTL Inputs	$V_{IN} \ge V_{IH}$ , or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	L		3		3		3	
I <sub>SB2</sub>	Automatic CE Power-Down	Max. $V_{CC}, \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge 0$			500		500		500	μΑ
		V <sub>CC</sub> – 0.3V, or V <sub>IN</sub> ≦ 0.3V, WE ≥V <sub>CC</sub> – 0.3V or WE ≤0.3V, f=f <sub>MAX</sub>	L		50		50		50	

#### Notes:

Minimum voltage is equal to -2.0V for pulse durations of less than 20 ns. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Device draws low standby current regardless of switching on the addresses. 1. 2. 3.




			7C1:	399–25	7C1:			
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA			0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> +0.3V	2.2	V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current			-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Output Disabled		-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND			-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$ f = f <sub>MAX</sub> = 1/t <sub>RC</sub>			45		40	mA
I <sub>SB1</sub>	Automatic CE Power-Down	Max. V <sub>CC</sub> , <u>CE</u> ≥ V <sub>IH</sub> ,			5		5	mA
	Current — TTL Inputs	$ V_{IN} \ge V_{IH}, \text{ or } V_{IN} \le V_{IL}, $ $ f = f_{MAX} $			3		3	mA
I <sub>SB2</sub>	Automatic CE Power-Down	Max. $V_{CC}, \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge$			500		500	μΑ
	Current — CMOS Inputs <sup>[3]</sup>	$V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$ , WE $\ge V_{CC}$ -0.3V or WE $\le 0.3V$ , f=f <sub>MAX</sub>	L		50		50	μA

## Electrical Characteristics Over the Operating Range(continued)

## Capacitance<sup>[4]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub> : Addresses	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 3.3V$	5	pF
C <sub>IN</sub> : Controls			6	pF
C <sub>OUT</sub>	Output Capacitance		6	pF

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVA

167Ω OUTPUT**o\_\_\_\_\_o** 1.73V



C1399-4

Note:

4. Tested initially and after any design or process changes that may affect these parameters.



#### Switching Characteristics Over the Operating Range<sup>[5]</sup>

		7C1399-12		7C1399-15		7C1399-20		7C1399-25		5 7C1399–35		
Parameter	ter Description Min. Max. Min. Max. Min. Ma		Max.	Min.	Max.	Min.	Max.	Unit				
READ CYC	LE					•						
t <sub>RC</sub>	Read Cycle Time	12		15		20		25		35		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20		25		35	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		20		25		35	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0		0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		5		6		6		7		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		6		7		7		8		8	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		20		25		35	ns
WRITE CYC	CLE <sup>[8, 9]</sup>											
t <sub>WC</sub>	Write Cycle Time	12		15		20		25		35		ns
t <sub>SCE</sub>	CE LOW to Write End	8		10		12		15		20		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		10		12		15		20		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	8		10		12		15		20		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		10		11		12		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[8]</sup>		7		7		7		7		7	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		3		3		ns

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description		Conditions	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current		$V_{CC} = V_{DR} = 2.0V,$		200	μΑ
		L	$\begin{array}{l} \underline{V_{CC}} = V_{DR} = 2.0V, \\ \overline{CE} \geq V_{CC} - 0.3V, \\ \overline{V_{IN}} \geq V_{CC} - 0.3V \text{ or} \\ \overline{V_{IN}} \leq 0.3V \end{array}$		20	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time	•	$V_{\rm IN} \le 0.3V$	0		ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time		1	t <sub>RC</sub>		ns

Notes:


Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}I_{OH}$  and capacitance  $C_L = 30 \text{ pF}$ . At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$  are specified with  $C_L = 5 \text{ pF}$  as in AC Test Loads. Transition is measured ±500 mV from steady state voltage. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ . 5.

6. 7. 8.

9.



## **Data Retention Waveform**




Notes:

- Device is continuously selected. OE, CE = V<sub>IL</sub>.
  WE is HIGH for read cycle.
  Address valid prior to or coincident with CE transition LOW.




#### Switching Waveforms (continued)


## Write Cycle No. 1 (WE Controlled)<sup>[8, 13, 14]</sup>



## Write Cycle No. 2 (CE Controlled)<sup>[8, 13, 14]</sup>



## Write Cycle No. 3 (WE Controlled, OE LOW)<sup>[9, 14]</sup>



#### Notes:

- Data I/O is high impedance if OE = V<sub>IH</sub>.
  If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  During this period, the I/Os are in the output state and input signals shold not be applied.



## **Truth Table**

CE	WE	OE	Input/Output	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1399-12VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399L-12VC	V21	28-Lead Molded SOJ	
	CY7C1399-12ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399L-12ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399-12VI	V21	28-Lead Molded SOJ	Industrial
	CY7C1399-12ZI	Z28	28-Lead Thin Small Outline Package	
15	CY7C1399-15VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399L-15VC	V21	28-Lead Molded SOJ	
	CY7C1399-15ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399L-15ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399-15VI	V21	28-Lead Molded SOJ	Industrial
	CY7C1399-15ZI	Z28	28-Lead Thin Small Outline Package	
	CY7C1399L-15ZI	Z28	28-Lead Thin Small Outline Package	
20	CY7C1399-20VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399L-20VC	V21	28-Lead Molded SOJ	
	CY7C1399-20ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399L-20ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399-20VI	V21	28-Lead Molded SOJ	Industrial
25	CY7C1399-25VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399L-25VC	V21	28-Lead Molded SOJ	
	CY7C1399-25ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399L-25ZC	Z28	28-Lead Thin Small Outline Package	
35	CY7C1399-35VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399L-35VC	V21	28-Lead Molded SOJ	
	CY7C1399-35ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399L-35ZC	Z28	28-Lead Thin Small Outline Package	

Document #: 38-00222-G





### **Package Diagrams**

28-Lead (300-Mil) Molded SOJ V21



28-Lead Thin Small Outline Package Z28





© Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.