

CY7C187

64K x 1 Static RAM

Features

- High speed — 15 ns
- CMOS for optimum speed/power
- Low active power — 495 mW
- Low standby power — 220 mW
- TTL compatible inputs and outputs
- Automatic power-down when deselected


Functional Description

The CY7C187 is a high-performance CMOS static RAM organized as 65,536 words x 1 bit. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}) and three-state drivers. The CY7C187 has an automatic power-down feature, reducing the power consumption by 56% when deselected.

Reading the device is accomplished by taking the Chip Enable (CE) LOW, while Write Enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pin will appear on the data output (D_{OUT}) pin.

The output pin stays in high-impedance state when Chip Enable (CE) is HIGH or Write Enable (WE) is LOW.

The CY7C187 utilizes a die coat to insure alpha immunity.



Selection Guide^[1]

| | 7C187-15 | 7C187-20 | 7C187-25 | 7C187-35 |
|--------------------------------|----------|----------|----------|----------|
| Maximum Access Time (ns) | 15 | 20 | 25 | 35 |
| Maximum Operating Current (mA) | 90 | 80 | 70 | 70 |
| Maximum Standby Current (mA) | 40/20 | 40/20 | 20/20 | 20/20 |

Note:

1. For military specifications, see the CY7C187A datasheet.

Cypress Semiconductor Corporation Document #: 38-05044 Rev. **

3901 North First Street
San Jose
CA 95134
408-943-2600
Revised August 24, 2001



CY7C187

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | –65°C to +150°C |
|---|-----------------|
| Ambient Temperature with Power Applied | –55°C to +125°C |
| Supply Voltage to Ground Potential (Pin 22 to Pin 11) | 0.5V to +7.0V |
| DC Voltage Applied to Outputs in High Z State ^[2] | –0.5V to +7.0V |

| DC Input Voltage ^[2] | –0.5V to +7.0V |
|--|----------------|
| Output Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage (per MIL–STD–883, Method 3015) | >2001V |
| Latch-Up Current | >200 mA |

Operating Range

| Range | Ambient Temperature | v _{cc} |
|------------|------------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |

Electrical Characteristics Over the Operating Range

| | | | 7C1 | 87-15 | 7C18 | 37-20 | 7C187 | -25, 35 | |
|------------------|--|--|------|-----------------|------|-----------------|-------|-----------------|------|
| Parameter | Description | Test Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$ | 2.4 | | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} =12.0 mA | | 0.4 | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} | 2.2 | V _{CC} | 2.2 | V _{CC} | V |
| V _{IL} | Input LOW Voltage ^[2] | | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| I _{IX} | Input Load Current | $GND \leq V_I \leq V_{CC}$ | -5 | +5 | -5 | +5 | -5 | +5 | μΑ |
| I _{OZ} | Output Leakage Current | $\begin{array}{l} \text{GND} \leq \text{V}_{O} \leq \text{V}_{CC}, \\ \text{Output Disabled} \end{array}$ | -5 | +5 | -5 | +5 | -5 | +5 | μA |
| I _{OS} | Output Short Circuit Current ^[3] | V _{CC} = Max., V _{OUT} = GND | | -350 | | -350 | | -350 | mA |
| I _{CC} | V _{CC} Operating Supply Current | V _{CC} = Max., I _{OUT} = 0 mA | | 90 | | 80 | | 70 | mA |
| I _{SB1} | Automatic CE Power- Down Current ^[4] | Max. V_{CC} , $\overline{CE} \ge V_{IH}$ | | 40 | | 40 | | 20 | mA |
| I _{SB2} | Automatic CE Power-Down Current | $\label{eq:max_constraint} \begin{array}{l} \underline{Max}.\ V_{CC},\\ \overline{CE} \geq V_{CC} - 0.3V,\\ V_{IN} \geq V_{CC} - 0.3V\\ \text{or } V_{IN} \leq 0.3V \end{array}$ | | 20 | | 20 | | 20 | mA |

Capacitance^[5]


| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 10 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 10 | pF |

Notes:

V_{IL} (min.) = -3.0V for pulse durations less than 30 ns.
Not more than 1 output should <u>be shorted at one time</u>. Duration of the short circuit should not exceed 30 seconds.
A pull-up resistor to V_{CC} on the CE input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[6]

| | | 7C1 | 87-15 7C ⁻ | | 87-20 | |
|----------------------------|-------------------------------------|------|-----------------------|------|-------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE | | | | | | |
| t _{RC} | Read Cycle Time | 15 | | 20 | | ns |
| t _{AA} | Address to Data Valid | | 15 | | 20 | ns |
| t _{OHA} | Output Hold from Address Change | 3 | | 5 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 15 | | 20 | ns |
| t _{LZCE} | CE LOW to Low Z ^[7] | 3 | | 5 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[7, 8] | | 8 | | 8 | ns |
| t _{PU} | CE LOW to Power Up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power Down | | 15 | | 20 | ns |
| WRITE CYCLE ^[9] | · | | | | | |
| t _{WC} | Write Cycle Time | 15 | | 20 | | ns |
| t _{SCE} | CE LOW to Write End | 12 | | 15 | | ns |
| t _{AW} | Address Set-Up to Write End | 12 | | 15 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 12 | | 15 | | ns |
| t _{SD} | Data Set-Up to Write End | 10 | | 10 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z | 5 | | 5 | | ns |
| t _{HZWE} | WE LOW to High Z ^[8] | | 7 | | 7 | ns |

Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified

7. 8.


The internal write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. 9.




| Switching | Characteristics | Over the C | Operating | Range ^[6] | (continued) |
|-----------|------------------------|------------|-----------|----------------------|-------------|
|-----------|------------------------|------------|-----------|----------------------|-------------|

| | | 7C1 | 87-25 | 7C187-35 | | |
|---------------------------|-------------------------------------|------|-------|----------|------|-------|
| Parameters | Description | Min. | Max. | Min. | Max. | Units |
| READ CYCLE | • | | | | • | |
| t _{RC} | Read Cycle Time | 25 | | 35 | | ns |
| t _{AA} | Address to Data Valid | | 25 | | 35 | ns |
| t _{OHA} | Output Hold from Address Change | 5 | | 5 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 25 | | 35 | ns |
| t _{LZCE} | CE LOW to Low Z ^[7] | 5 | | 5 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[7, 8] | | 10 | | 15 | ns |
| t _{PU} | CE LOW to Power Up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power Down | | 20 | | 20 | ns |
| WRITE CYCLE ^{[9} |] | | | | | |
| t _{WC} | Write Cycle Time | 20 | | 25 | | ns |
| t _{SCE} | CE LOW to Write End | 20 | | 25 | | ns |
| t _{AW} | Address Set-Up to Write End | 20 | | 25 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 15 | | 20 | | ns |
| t _{SD} | Data Set-Up to Write End | 10 | | 15 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low | 5 | | 5 | | ns |
| t _{HZWE} | WE LOW to High Z ^[8] | | 7 | | 10 | ns |

Switching Waveforms







Notes: 10. WE is HIGH for read cycle. 11. Device is continuously selected, $\overline{CE} = V_{IL}$.




Switching Waveforms



Write Cycle No. 1 (WE Controlled)^[11]



Write Cycle No. 2 (CE Controlled)^[11, 13]




Notes:

12. Address valid prior to or coincident with CE transition LOW.
13. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



Typical DC and AC Characteristics





Address Designators

| Address Name | Address Function | Pin Number |
|-----------------|---------------------|---------------|
| A0 | X3 | 1 |
| A1 | X4 | 2 |
| A2 | X5 | 3 |
| A3 | X6 | 4 |
| A4 | X7 | 5 |
| A5 | Y7 | 6 |
| A6 | Y6 | 7 |
| A7 | Y2 | 8 |
| A8 | Y3 | 14 |
| A9 | Y1 | 15 |
| A10 | Y0 | 16 |
| A11 | Y4 | 17 |
| A12 | Y5 | 18 |
| A13 | X0 | 19 |
| A14 | X1 | 20 |
| A15 | X2 | 21 |

Truth Table

| CE | WE | Input/Output | Mode |
|----|----|--------------|---------------------|
| Н | Х | High Z | Deselect/Power-Down |
| L | Н | Data Out | Read |
| L | L | Data In | Write |


Ordering Information^[14]

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|---------------|-----------------|------------------------------|--------------------|
| 15 | CY7C187-15PC | P9 | 22-Lead (300-Mil) Molded DIP | Commercial |
| | CY7C187-15VC | V13 | 24-Lead Molded SOJ | |
| 20 | CY7C187-20PC | P9 | 22-Lead (300-Mil) Molded DIP | Commercial |
| | CY7C187-20VC | V13 | 24-Lead Molded SOJ | |
| 25 | CY7C187-25PC | P9 | 22-Lead (300-Mil) Molded DIP | Commercial |
| | CY7C187-25VC | V13 | 24-Lead Molded SOJ | |
| 35 | CY7C187-35PC | P9 | 22-Lead (300-Mil) Molded DIP | Commercia |
| | CY7C187-35VC | V13 | 24-Lead Molded SOJ | |


14. For military variations, see the CY7C187A datasheet.



Package Diagrams




24-Lead (300-Mil) Molded SOJ V13



DIMENSIONS IN INCHES <u>MIN.</u>





Document #: 38-05044 Rev. **

Page 8 of 9

© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Downloaded from Elcodis.com electronic components distributor



| Document Title: CY7C187 64K x 1 Static RAM Document Number: 38-05044 | | | | |
|---|---------|---------------|--------------------|---|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 107146 | 09/10/01 | SZV | Change from Spec number: 38-00038 to 38-05044 |