FAIRCHILD

SEMICONDUCTOR

74F521 8-Bit Identity Comparator

General Description

The 74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input $\overline{I}_{A=B}$ also serves as an active LOW enable input.

Features

Compares two 8-bit words in 6.5 ns typ

April 1988

Revised August 1999


- Expandable to any word length
- 20-pin package


Ordering Code:

Order Number	Package Number	Package Description
74F521SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F521SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F521MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74F521PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	/ by appending the suffix letter "X" to the ordering code.

Logic Symbols

Connection Diagram





© 1999 Fairchild Semiconductor Corporation DS009545

74F521

Unit Loading/Fan Out

Pin Names		U.L.	Input I _{IH} /I _{IL}		
	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
A ₀ -A ₇	Word A Inputs	1.0/1.0	20 µA/-0.6 mA		
B ₀ –B ₇	Word B Inputs	1.0/1.0	20 µA/–0.6 mA		
Ī _{A=B}	Expansion or Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA		
$\overline{O}_{A=B}$	Identity Output (Active LOW)	50/33.3	–1 mA/20 mA		


Truth Table

Ir	Output		
$\bar{I}_{A = B}$	А, В	$\overline{O}_{A = B}$	
L	A = B (Note 1)	L	
L	A ≠ B	Н	
н	A = B (Note 1)	н	
Н	A ≠ B	Н	

H = HIGH Voltage Level L = LOW Voltage Level

Note 1: $A_0 = B_0$, $A_1 = B_1$, $A_2 = B_2$, etc.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 3) Input Current (Note 3) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) -65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

0°C to +70°C +4.5V to +5.5V 74F521

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 3: Either voltage limit or current limit is sufficient to protect inputs.


Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions		
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA		
V _{OH}	Output HIGH 10% V _{CC} Voltage 5% V _{CC}	2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$		
V _{OL}	Output LOW 10% V _{CC} Voltage			0.5	V	Min	I _{OL} = 20 mA		
IIH	Input HIGH Current			5.0	μΑ	Max	V _{IN} = 2.7V		
I _{BVI}	Input HIGH Current Breakdown Test			7.0	μA	Max	V _{IN} = 7.0V		
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	V _{OUT} = V _{CC}		
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded		
I _{OD}	Output Leakage Circuit Current			3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded		
I _{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$		
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V		
ICCH	Power Supply Current		21	32	mA	Max	V _O = HIGH		


DC Electrical Characteristics


		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
Symbol	Parameter								
		t _{PLH}	Propagation Delay	3.0	7.0	10.0	3.0	14.0	3.0
t _{PHL}	A_n or B_n to $\overline{O}_{A=B}$	4.5	7.0	10.0	4.0	15.0	4.0	11.0	
t _{PLH}	Propagation Delay	3.0	5.0	6.5	3.0	8.5	3.0	7.5	ns
t _{PHL}	$\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	3.5	6.5	9.0	3.5	13.5	3.5	10.0	

Applications









www.fairchildsemi.com

6

