

April 1988 Revised July 1999

74F125 Quad Buffer (3-STATE)

Features


■ High impedance base inputs for reduced loading

Ordering Code:


Order Number	Package Number	Package Description
74F125SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F125SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F125PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
\overline{A}_n , B_n	Inputs	1.0/0.033	20 μΑ/–20 μΑ		
O _n	Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)		

Function Table

Inp	Output			
Ān	\overline{A}_n B_n			
L	L	L		
L	Н	Н		
Н	Χ	Z		

H = HIGH Voltage Level

L = LOW Voltage Level
Z = High Impedance
X = Immaterial

© 1999 Fairchild Semiconductor Corporation

DS009475

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

-65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias $-55^{\circ}C$ to $+150^{\circ}C$ V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

Storage Temperature

in HIGH State (with $V_{CC} = 0V$) Standard Output -0.5V to V_{CC}

3-STATE Output -0.5V to +5.5V

Current Applied to Output

twice the rated I_{OL} (mA) in LOW State (Max)

Recommended Operating Conditions

Free Air Ambient Temperature 0° C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	ol Parameter		Min	Тур	Max	Units	v _{cc}	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH 10% V _{CC}		2.4					$I_{OH} = -3 \text{ mA}$	
	Voltage	10% V _{CC}	2.0			V	Min	$I_{OH} = -12 \text{ mA}$	
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$	
		5% V _{CC}	2.0					$I_{OH} = -15 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.55	V	Min	I _{OL} = 64 mA	
	Voltage				0.55	V	IVIIII	10F = 04 IIIV	
I _{IH}	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current				100	μА	0.0V	V _{IN} = 7.0V	
	Breakdown Test				100	μΛ	0.0 V	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current				-20.0	μΑ	Max	$V_{IN} = 0.5V$	
I _{OZH}	Output Leakage Current				50	μΑ	Max	V _{OUT} = 2.7V	
I _{OZL}	Output Leakage Current				-50	μΑ	Max	V _{OUT} = 0.5V	
Ios	Output Short-Circuit Cur	rent	-100		-225	mA	Max	V _{OUT} = 0V	
I _{CEX}	Output HIGH Leakage C	Current			250	μΑ	Max	V _{OUT} = V _{CC}	
I _{ZZ}	Buss Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V	
I _{CCH}	Power Supply Current			18.5	24.0	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current			31.7	40.0	mA	Max	$V_O = LOW$	
I _{CCZ}	Power Supply Current			27.6	35.0	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	1
t _{PLH}	Propagation Delay	2.0	4.0	6.0	2.0	6.5	ns
t _{PHL}		3.0	4.6	7.5	3.0	8.0	115
t _{PZH}	Output Enable Time	3.5	4.7	7.5	3.0	8.5	ns
t_{PZL}		3.5	5.3	8.0	3.5	9.0	115
t _{PHZ}	Output Disable Time	1.5	3.9	5.5	1.5	6.0	ns
t_{PLZ}		1.5	4.0	6.0	1.5	6.5	115

www.fairchildsemi.com



3

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320(7.620 - 8.128)0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ (1.905 ± 0.381) (7.112) MIN 0.014 -- 0.023 0.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 ^{+0.040} -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com

www.fairchildsemi.com