

3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16270

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- $VCC = 2.5V \pm 0.2V$
- CMOS power levels (0.4

 W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- · Available in SSOP, TSSOP, and TVSOP packages

DRIVE FEATURES:

- High Output Drivers: ±24mA
- · Suitable for heavy loads

APPLICATIONS:

- · 3.3V high speed systems
- · 3.3V and lower voltage computing systems

DESCRIPTION:


This registered bus exchanger is built using advanced dual metal CMOS technology. The ALVCH16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

This device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ($\overline{\text{CLKEN}}$) inputs are low. The select ($\overline{\text{SEL}}$) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of the $\overline{\text{CLKENA}}$ input allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables ($\overline{\text{OEA}}$ and $\overline{\text{OEB}}$). The control terminals are registered to synchronize the bus-direction changes with CLK.

The ALVCH16270 has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16270 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM




 $The \,IDT logo \,is\, a \,registered \,trademark \,of \,Integrated \,Device \,Technology, Inc.$

INDUSTRIAL TEMPERATURE RANGE

AUGUST 1999

PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP TOP VIEW

A-TO-B STORAGE (OEB = L AND OEA = H)

	Input	Outp	uts		
CLKENA1	CLKENA2	CLK	Ax	1Вх	2Bx
L	Н	↑	L	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	Н	1	Н	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	L	↑	L	L ⁽³⁾	L
L	L	↑	Н	H ⁽³⁾	Н
Н	L	↑	L	1B ₀ ⁽⁴⁾	L
Н	L	1	Н	1B ₀ ⁽⁴⁾	Н
Н	Н	X or ↑	Х	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-50 to +50	mA
lıĸ	Continuous Clamp Current, VI < 0 or VI > VCC	±50	mA
Іок	Continuous Clamp Current, Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

FUNCTION TABLES(1)

OUTPUTENABLE

	Inputs		Outputs		
CLK	ŌĒĀ	ŌĒB	Ax	1Bx, 2Bx	
↑	Н	Н	Z	Z	
\uparrow	Н	L	Z	Active	
\uparrow	L	Н	Active	Z	
\uparrow	L	L	Active	Active	

B-TO-A STORAGE (OEA = L AND OEB = H)

	Inputs							
CLKENB1	CLKENB2	CLK	SEL	1Вх	2Bx	Ax		
Н	Χ	Х	Н	Х	Χ	A ₀ ⁽²⁾		
Х	Н	Х	L	Χ	Χ	A ₀ ⁽²⁾		
L	Χ	1	Н	L	Χ	L		
L	Χ	↑	Н	Н	Χ	Н		
X	L	1	L	Х	L	L		
Х	Ĺ	↑	L	Х	Н	Н		

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High Impedance
 - ↑ = LOW-to-HIGH transition
- 2. Output level before the indicated steady-state input conditions were established.
- 3. Two CLK edges are needed to propagate data.
- Data present at the output of the first register.

PIN DESCRIPTION

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. ⁽¹⁾
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. (1)
2Bx(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ⁽¹⁾
CLK	Ι	Clock Input
CLKENA1	Ι	Clock Enable Input for the A-1B Register. If CLKENA1 is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
CLKENA2	I	Clock Enable Input for the A-2B Register. If CLKENA2 is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
CLKEN1B	Ι	Clock Enable Input for the 1B-A Register. If CLKEN1B is LOW during the rising edge of CLK, data will be clocked into register 1B-A (Active LOW).
CLKEN2B	I	Clock Enable Input for the 2B-A Register. If CLKEN2B is LOW during the rising edge of CLK, data will be clocked into register 2B-A (Active LOW).
SEL	_	1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port to A Port. When LOW during the rising
		edge of CLK, SEL enables data transfer from 2B Port to A Port.
ŌĒĀ	Ī	Synchronous Output Enable for A Port (Active LOW)
ŌĒB	Ī	Synchronous Output Enable for B Port (Active LOW)

NOTE:

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Cond	itions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	1	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
Іін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	±5	μΑ
lıL	Input LOW Current	Vcc = 3.6V	VI = GND	_	_	±5	μΑ
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	±10	μΑ
lozl	(3-State Output pins)		Vo = GND	_	_	±10	
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		_	0.1	40	μA
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inp	uts at Vcc or GND	_	_	750	μΑ

NOTE:

^{1.} These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

^{1.} Typical values are at Vcc = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	- 75	_		μA
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	_	μΑ
IBHL			VI = 0.7V	45	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μΑ
IBHLO							

NOTES:

- 1. Pins with Bus-Hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Con	ditions ⁽¹⁾	Min.	Max.	Unit
Voн	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	Iон = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	IOH = - 24mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		VCC = 3V	IOL = 24mA	_	0.55	

NOTE:

OPERATING CHARACTERISTICS, TA = 25°C

			Vcc = 2.5V ± 0.2V	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
CPD	Power Dissipation Capacitance Outputs enabled	CL = OpF, f = 10Mhz	87	120	pF
CPD	Power Dissipation Capacitance Outputs disabled		80.5	118	

VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.
TA = - 40°C to + 85°C.

SWITCHING CHARACTERISTICS(1)


		Vcc = 2.	5V ± 0.2V	Vcc	= 2.7V	Vcc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fMAX		150	_	150	_	150	—	MHz
tplh	Propagation Delay	1.5	5.9	_	5.8	1.1	5.1	ns
tphl	CLK to xBx							
tplh	Propagation Delay	1.2	5.4	_	5.4	1	4.7	ns
tphl	CLK to Ax							
tplh	Propagation Delay	1.4	6.2	_	6.4	1	5.5	ns
tphl	SEL to Ax							
tpzh	Output Enable Time	1.5	7	_	6.8	1	6	ns
tpzl	CLK to xBx							
t PZH	Output Enable Time	1.5	7	_	6.8	1	6	ns
tpzl	CLK to Ax							
tphz	Output Disable Time	1.9	7.2	_	6.5	1.1	5.8	ns
tplz	CLK to xBx							
tphz	Output Disable Time	1.9	7.2	_	6.5	1.1	5.8	ns
tplz	CLK to Ax							
tsu	Set-up Time, Ax data before CLK↑	4.1	_	3.8	_	3.1	l –	ns
tsu	Set-up Time, Bx data before CLK↑	0.9	_	1.2	_	0.9	_	ns
tsu	Set-up Time, CLKENA1 or CLKENA2 before CLK↑	3.5	_	3.2	_	2.7		ns
tsu	Set-up Time, CLKEN1B or CLKEN2B before CLK↑	3.4	_	3	_	2.6	l –	ns
tsu	Set-up Time, OEB or OEA before CLK↑	4.4	_	3.9	_	3.2	_	ns
ħH	Hold Time, Ax data after CLK↑	0	_	0	_	0.2	_	ns
ħH	Hold Time, Bx data after CLK↑	1.4	_	1	_	1.7	l –	ns
tH	Hold Time, CLKENA1 or CLKENA2 after CLK↑	0	_	0.1	_	0.3	_	ns
tH	Hold Time, CLKEN1B or CLKEN2B after CLK↑	0	_	0	_	0.6	_	ns
tH	Hold Time, OEB or OEA after CLK↑	0	_	0	_	0.1	_	ns
tw	Pulse Width, CLK HIGH or LOW	3.3	_	3.3	_	3.3	_	ns
tsk(o)	Output Skew ⁽²⁾	-	_	_	_	_	500	ps

NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. $TA = -40^{\circ}C$ to $+85^{\circ}C$.
- 2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS **TEST CONDITIONS**

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$Vcc^{(1)} = 2.7V$	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
VIH	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc / 2	V
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 1.0MHz: tF \leq 2.5ns: tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open




tsk(x) = |tplh2 - tplh1| or |tphl2 - tphl1|ALVC Link


Output Skew - tsk(x)

NOTES:

- For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way

Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: logichelp@idt.com (408) 654-6459