

CY7C1019BV33 CY7C1018BV33

Features

- High speed
 - —t_{AA} = 10 ns
- CMOS for optimum speed/power
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with \overline{CE} and \overline{OE} options
- Functionally equivalent to CY7C1019V33 and/or CY7C1018V33

Functional Description

The CY7C1019BV33/CY7C1018BV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


128K x 8 Static RAM

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins $(I/O_0 \text{ through } I/O_7)$ is then written into the location specified on the address pins $(A_0 \text{ through } A_{16})$.

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1019BV33 is available in standard 32-pin TSOP Type II and 400-mil-wide package. The CY7C1018BV33 is available in a standard 300-mil-wide package.



Selection Guide

		7C1019BV33-10 7C1018BV33-10	7C1019BV33-12 7C1018BV33-12	7C1019BV33-15 7C1018BV33-15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)		175	160	145
Maximum Standby Current (mA)		5	5	5
	L	_	0.5	0.5

Cypress Semiconductor Corporation



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V _{CC} to Relative $\text{GND}^{[1]}$ –0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State $^{[1]}$ 0.5V to V_{CC} + 0.5V
in High Z State ^[1] –0.5V to V_{CC} + 0.5V
DC Input Voltage ^[1] 0.5V to V_{CC} + 0.5V

Electrical Characteristics Over the Operating Range

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	.>2001V

Latch-Up Current.....>200 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	$3.3V\pm10\%$

				7C1019BV33-10 7C1018BV33-10						
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = – 4.0 mA		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_{I} \leq V_{CC},$ Output Disabled		-5	+5	-5	+5	-5	+5	μΑ
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			175		160		145	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \ \text{or} \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$			20		20		20	mA
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	$\label{eq:max_constraints} \begin{array}{l} \underline{\text{Max. V}_{\text{CC}}},\\ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V},\\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V},\\ \text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{array}$	L		5 -		5 0.5		5 0.5	mA

Capacitance^[3]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:

V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
 T_A is the "Instant On" case temperature.
 Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



THÉVENIN EQUIVALENT Equivalent to: 167Ω **--O** 1.73V OUTPUT O

Switching Characteristics^[4] Over the Operating Range

		7C1019BV33-10 7C1019BV33-12 7C1018BV33-10 7C1018BV33-12			7C1019BV33-15 7C1018BV33-15			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	Ē							
t _{RC}	Read Cycle Time	10		12		15		ns
t _{AA}	Address to Data Valid		10		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12		15	ns
t _{DOE}	OE LOW to Data Valid		5		6		7	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		5		6		7	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		5		6		7	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		10		12		15	ns
WRITE CYCI	L E ^[7, 8]			•	•	•		
t _{WC}	Write Cycle Time	10		12		15		ns
t _{SCE}	CE LOW to Write End	8		9		10		ns
t _{AW}	Address Set-Up to Write End	7		8		10		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	7		8		10		ns
t _{SD}	Data Set-Up to Write End	5		6		8		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		5		6		7	ns

Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance. 4.

5.

6.

The initial capacitation of any of the second terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{HZWE} and t_{SD} . 7.


8.



Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Conditions	Min.	Max.	Unit
V _{DR}	V _{CC} for Data Retention	No input may exceed V _{CC} + 0.5V	2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ CE $\ge V_{CC} - 0.3V,$		150	μA
t _{CDR} ^[3]	Chip Deselect to Data Retention Time	$V_{\rm IN} \ge V_{\rm CC} - 0.3V$ or $V_{\rm IN} \le 0.3V$	0		ns
t _R	Operation Recovery Time		200		μs


Data Retention Waveform



Switching Waveforms







Read Cycle No. 2 (OE Controlled)^[10, 11]


Notes:

Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)^[12, 13]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)^[12, 13]




Notes:

- 12. Data I/O is high impedance if OE = V_{IH}.
 13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
 14. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[13]



Truth Table

CE	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
Х	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Speed		Package		Operating
(ns)	Ordering Code	Name	Package Type	Range
10	CY7C1018V33-10VC	V32	32-Lead 300-Mil Molded SOJ	Commercia
	CY7C1019BV33-10VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-10ZC	ZS32	32-Lead TSOP Type II	
12	CY7C1018BV33-12VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1018BV33L-12VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1019BV33-12VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-12ZC	ZS32	32-Lead TSOP Type II	
	CY7C1019BV33L-12VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33L-12ZC	ZS32	32-Lead TSOP Type II	
15	CY7C1018BV33-15VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1018BV33L-15VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1018BV33-15VI	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1019BV33-15VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-15ZC	ZS32	32-Lead TSOP Type II	
	CY7C1019BV33L-15VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33L-15ZC	ZS32	32-Lead TSOP Type II	
	CY7C1019BV33-15VI	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-15ZI	ZS32	32-Lead TSOP Type II	Industrial




Package Diagram

32-Lead (400-Mil) Molded SOJ V33



32-Lead (300-Mil) Molded SOJ V32




51-85041



Package Diagram

32-Lead TSOP II ZS32



© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.