

256K x 4 Static RAM

Features

- · High speed
 - $-t_{AA} = 12 \text{ ns}$
- CMOS for optimum speed/power
- Low active power
 - -910 mW
- · Low standby power
 - 275 mW
- 2.0V data retention (optional)
 - 100 μW
- · Automatic power-down when deselected
- . TTL-compatible inputs and outputs

Functional Description

The CY7C106 and CY7C1006 are high-performance CMOS static RAMs organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE),


an active LOW output enable (\overline{OE}) , and three-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when the devices are deselected.

Writing to the devices is accomplished by taking chip enable (\overline{CE}) and write enable (\overline{WE}) inputs LOW. Data on the four I/O pins $(I/O_0$ through I/O_3) is then written into the location specified on the address pins $(A_0$ through A_{17}).

Reading from the devices is accomplished by taking chip enable $\overline{(CE)}$ and output enable $\overline{(OE)}$ LOW while forcing write enable $\overline{(WE)}$ HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the four I/O pins.

The four input/output pins (I/O $_0$ through I/O $_3$) are placed in a high-impedance state when the devices are deselected ($\overline{\text{CE}}$ HIGH), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or during a write operation ($\overline{\text{CE}}$ and $\overline{\text{WE}}$ LOW).

The CY7C106 is available in a standard 400-mil-wide SOJ; the CY7C1006 is available in a standard 300-mil-wide SOJ.



Selection Guide

	7C106-12 7C1006-12	7C106-15 7C1006-15	7C106-20 7C1006-20	7C106-25 7C1006-25	7C106-35
Maximum Access Time (ns)	12	15	20	25	35
Maximum Operating Current (mA)	165	155	145	130	125
Maximum Standby Current (mA)	50	30	30	30	25



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied-55°C to +125°C Supply Voltage on V_{CC} Relative to ${\rm GND}^{[1]}$ -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State [1]-0.5V to V_{CC} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{CC}		
Commercial	0°C to +70°C	5V ± 10%		

Electrical Characteristics Over the Operating Range

DC Input Voltage^[1].....-0.5V to V_{CC} + 0.5V

				7C106-12 7C1006-12				7C106-20 7C1006-20		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ m/s}$	١	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} +0.3	2.2	V _{CC} +0.3	2.2	V _{CC} +0.3	V
V _{IL}	Input LOW Voltage[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{aligned} &\text{GND} \leq V_{I} \leq V_{CC}, \\ &\text{Output Disabled} \end{aligned}$	-5	+5	- 5	+5	-5	+5	μА	
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/f_{RC}$			165		155		140	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \\ &\text{f} = \text{f}_{\text{MAX}} \end{aligned}$			50		30		30	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l		10		10		10	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$, f=0	L		2		2		2	

- 1. $V_{\rm IL}$ (min.) = -2.0V for pulse durations of less than 20 ns.
- 2. T_A is the "instant on" case temperature.
- 3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



Electrical Characteristics Over the Operating Range (continued)


					106-25 1006-25	7C		
Parameter	Description	Test Conditions	;	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	GND \leq V _I \leq V _{CC} , Output Disabled		- 5	+5	- 5	+5	μА
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$			130		125	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{CE} \geq V_{IH}, \\ &V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ &f = f_{MAX} \end{aligned}$			30		25	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l		10		10	mA
	Power-Down Current —CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$, f=0	L		2		2	

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN} : Addresses	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF
C _{IN} : Controls		V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF

Note:

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT OUTPUT \bigcirc 167 Ω 0 1.73V

^{4.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics Over the Operating Range^[5]

					7C106-20 7C1006-20		7C106-25 7C1006-25		7C106-35		
Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
CLE											
Read Cycle Time	12		15		20		25		35		ns
Address to Data Valid		12		15		20		25		35	ns
Data Hold from Address Change	3		3		3		3		3		ns
CE LOW to Data Valid		12		15		20		25		35	ns
OE LOW to Data Valid		6		7		8		10		10	ns
OE LOW to Low Z	0		0		0		0		0		ns
OE HIGH to High Z ^[6,7]		6		7		8		10		10	ns
CE LOW to Low Z ^[7]	3		3		3		3		3		ns
CE HIGH to High Z ^[6,7]		6		7		8		10		10	ns
CE LOW to Power-Up	0		0		0		0		0		ns
CE HIGH to Power-Down		12		15		20		25		35	ns
CLE ^[8,9]											
Write Cycle Time	12		15		20		25		35		ns
CE LOW to Write End	10		12		15		20		25		ns
Address Set-Up to Write End	10		12		15		20		25		ns
Address Hold from Write End	0		0		0		0		0		ns
Address Set-Up to Write Start	0		0		0		0		0		ns
WE Pulse Width	10		12		15		20		25		ns
Data Set-Up to Write End	7		8		10		15		20		ns
Data Hold from Write End	0		0		0		0		0		ns
WE HIGH to Low Z ^[7]	2		3		3		3		3		ns
WE LOW to High Z ^[6,7]		6		7		8		10		10	ns
	Read Cycle Time Address to Data Valid Data Hold from Address Change CE LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z OE HIGH to High Z ^[6,7] CE LOW to Low Z ^[7] CE HIGH to High Z ^[6,7] CE HIGH to Power-Up CE HIGH to Power-Down CLE ^[8,9] Write Cycle Time CE LOW to Write End Address Set-Up to Write End Address Set-Up to Write Start WE Pulse Width Data Hold from Write End Data Hold from Write End Data Hold from Write End	TC10 Min. LE Read Cycle Time 12 Address to Data Valid 3 Data Hold from Address Change 3 CE LOW to Data Valid 0 OE LOW to Low Z 0 OE HIGH to High Z ^[6,7] 3 CE LOW to Low Z ^[7] 3 CE HIGH to High Z ^[6,7] 0 CE LOW to Power-Up 0 CE HIGH to Power-Down 0 CLE ^[8,9] Write Cycle Time 12 CE LOW to Write End 10 Address Set-Up to Write End 0 Address Hold from Write End 0 Address Set-Up to Write Start 0 WE Pulse Width 10 Data Hold from Write End 7 Data Hold from Write End 0 WE HIGH to Low Z ^[7] 2	Read Cycle Time 12 Address to Data Valid 12 Data Hold from Address Change 3 CE LOW to Data Valid 12 OE LOW to Low Z 0 OE HIGH to High Z ^[6,7] 6 CE LOW to Low Z ^[7] 3 CE HIGH to High Z ^[6,7] 6 CE LOW to Power-Up 0 CE HIGH to Power-Down 12 CLE ^[8,9] Write Cycle Time 12 CE LOW to Write End 10 Address Set-Up to Write End 0 Address Hold from Write End 0 Address Set-Up to Write Start 0 WE Pulse Width 10 Data Set-Up to Write End 7 Data Hold from Write End 0 WE HIGH to Low Z ^[7] 2	Description 7C1006-12 Min. 7C10 Min. Max. Min. ILE Read Cycle Time 12 15 Address to Data Valid 12 15 Data Hold from Address Change 3 3 ŒE LOW to Data Valid 12 12 ŒE LOW to Low Z 0 0 ŒE LOW to Low Z ^[6,7] 6 6 ŒE LOW to Low Z ^[7] 3 3 ŒE HIGH to High Z ^[6,7] 6 6 ŒE LOW to Power-Up 0 0 ŒE LOW to Power-Down 12 CLE ^[8,9] Write Cycle Time 12 15 ŒE LOW to Write End 10 12 Address Set-Up to Write End 0 0 Address Hold from Write End 0 0 Address Set-Up to Write Start 0 0 WE Pulse Width 10 12 Data Set-Up to Write End 7 8 Data Hold from Write End 0 0 WE HIGH to Low Z ^[7] 2	Description Min. Max. Min. Max. Read Cycle Time 12 15 15 Address to Data Valid 12 15 15 Data Hold from Address Change 3 3 3 CE LOW to Data Valid 12 15 15 OE LOW to Data Valid 6 7 7 OE LOW to Low Z 0 0 0 OE HIGH to High Z ^[6,7] 6 7 CE LOW to Low Z ^[7] 3 3 3 CE HIGH to High Z ^[6,7] 6 7 7 CE LOW to Power-Up 0 0 0 CE HIGH to Power-Down 12 15 CLEE ^[8,9] 15 15 Write Cycle Time 12 15 CE LOW to Write End 10 12 Address Set-Up to Write End 0 0 Address Hold from Write End 0 0 Address Set-Up to Write Start 0 0 WE Pulse Width 10 12 <td>Description 7C1006-12 7C1006-15 7C10 Min. Max. Min. Max. Min. LE Read Cycle Time 12 15 20 Address to Data Valid 12 15 15 Data Hold from Address Change 3 3 3 CE LOW to Data Valid 6 7 15 OE LOW to Low Z 0 0 0 0 OE HIGH to High Z^[6,7] 6 7 7 7 CE LOW to Low Z^[7] 3 3 3 3 CE HIGH to High Z^[6,7] 6 7 7 7 CE LOW to Power-Up 0 0 0 0 CE HIGH to Power-Down 12 15 20 CLE^[8,9] Write Cycle Time 12 15 20 CE LOW to Write End 10 12 15 15 Address Set-Up to Write End 0 0 0 0 WE Pulse Width 10 12 15</td> <td> Description Min. Max. Min. Min. </td> <td> Note</td> <td> Description Min. Max. Min. Min. Max. Min. Min. </td> <td> Description Min. Max. Min. Min. </td> <td>Description 7C1006-12 Min. 7C1006-15 Max. 7C1006-20 Min. 7C1006-25 Max. 7C1006-25 Min. 3C1006-25 Min. 3C1006-25</td>	Description 7C1006-12 7C1006-15 7C10 Min. Max. Min. Max. Min. LE Read Cycle Time 12 15 20 Address to Data Valid 12 15 15 Data Hold from Address Change 3 3 3 CE LOW to Data Valid 6 7 15 OE LOW to Low Z 0 0 0 0 OE HIGH to High Z ^[6,7] 6 7 7 7 CE LOW to Low Z ^[7] 3 3 3 3 CE HIGH to High Z ^[6,7] 6 7 7 7 CE LOW to Power-Up 0 0 0 0 CE HIGH to Power-Down 12 15 20 CLE ^[8,9] Write Cycle Time 12 15 20 CE LOW to Write End 10 12 15 15 Address Set-Up to Write End 0 0 0 0 WE Pulse Width 10 12 15	Description Min. Max. Min. Min.	Note	Description Min. Max. Min. Min. Max. Min. Min.	Description Min. Max. Min. Min.	Description 7C1006-12 Min. 7C1006-15 Max. 7C1006-20 Min. 7C1006-25 Max. 7C1006-25 Min. 3C1006-25


- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
- 6. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE} for any given device.
 The internal write time of the memory is defined by the overlap of CE and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Conditions ^[10]	Min.	Max.	Unit
V_{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$		50	μΑ
t _{CDR} ^[4]	Chip Deselect to Data Retention Time	$\overline{CE} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or	0		ns
t _R ^[4]		V _{IN} ≤ 0.3V	t _{RC}		ns

Data Retention Waveform




Switching Waveforms

Read Cycle No.1^[11, 12]




Read Cycle No. 2 (OE Controlled)[12, 13]




- 10. No input may exceed V_{CC} +0.5V.
 11. Device is continuously selected, OE and CE = V_{IL}.
- WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.



Switching Waveforms (continued) Write Cycle No. 1 (CE Controlled)[14, 15]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14, 15]




- 14. If \(\overline{CE} \) goes HIGH simultaneously with \(\overline{WE} \) going HIGH, the output remains in a high-impedance state.
 15. Data I/O is high impedance if \(\overline{OE} = V_{IH} \).



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[9, 15]



Truth Table

CE	ŌĒ	WE	Input/Output	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C106-12VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-12VC	V21	28-Lead (300-Mil) Molded SOJ	
15	CY7C106-15VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-15VC	V21	28-Lead (300-Mil) Molded SOJ	
20	CY7C106-20VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-20VC	V21	28-Lead (300-Mil) Molded SOJ	
25	CY7C106-25VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1006-25VC	V21	28-Lead (300-Mil) Molded SOJ	
35	CY7C106-35VC	V28	28-Lead (400-Mil) Molded SOJ	Commercial

Contact factory for "L" version availability.


Document #: 38-00230-C




Package Diagrams

28-Lead (300-Mil) Molded SOJ V21

DIMENSIONS IN INCHES MIN.



28-Lead (400-Mil) Molded SOJ V28



[©] Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.