

# 4M (512K x 8) Static RAM

### **Features**

- Wide voltage range: 2.7V-3.6V
- · Ultra low active power
- · Low standby power
- · TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Package available in a 32 pin TSOPII and a 32-pin SOIC package

### Functional Description<sup>[1]</sup>


The CY62148V is a high-performance CMOS static RAM organized as 512K words by eight bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device

also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can be put into standby mode when deselected (CE HIGH).

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading from the device is accomplished by taking Chip Enable  $(\overline{OE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW).



#### Note

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin	Confi	gura	ations

TSOPII/SOIC Top View

A <sub>17</sub> □ A <sub>16</sub> □ A <sub>14</sub> □ A <sub>14</sub> □ A <sub>12</sub> □ A <sub>1</sub> □ A <sub>1</sub> □ A <sub>2</sub> □ A <sub>2</sub> □ A <sub>2</sub> □ A <sub>3</sub> □ A <sub>4</sub>	1 2 3 4 5 6 7 8 9 10	32 31 30 29 28 27 26 25 24 23	VCC A <sub>15</sub> A <sub>18</sub> WE A <sub>13</sub> A <sub>8</sub> A <sub>9</sub> A <sub>11</sub> OE A <sub>10</sub> CC
Λ <sub>0</sub> Η	_		
~2 □	7		
A4 🗆	8	25	□ <u>A<sub>11</sub></u>
A <sub>3</sub> $\sqcap$	9		OE
$A_2 \square$	10	23	□ <u>A</u> 10
A <sub>1</sub> 🗆	11	22	□ CE
.A₀ 🖥	12	21	□ I/O <sub>7</sub>
$I/O_0\Pi$	13	20	□ I/O <sub>6</sub>
I/O <sub>1</sub>	14	19	
I/O <sub>2</sub>	15	18	□ I/O <sub>4</sub>
$V_{SS}$	16	17	☐ I/O <sub>3</sub>
	-		

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied......55°C to +125°C

Supply Voltage to Ground Potential ..... -0.5V to +4.6V

DC Voltage Applied to Outputs in High-Z State  $^{[2]}$  ......-0.5V to  $\rm V_{CC}$  + 0.5V

DC Input Voltage <sup>[2]</sup>	-0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	
Industrial	–40°C to +85°C	2.7V to 3.6V	

### **Product Portfolio**

					Power Dissipation			
	V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> , (mA)		Star	ndby I <sub>SB2</sub> , (μA)	
Product	Min.	Typ. <sup>[3]</sup>	Max.	(ns)	Typ. <sup>[3]</sup>	Maximum	<b>Typ</b> . <sup>[3]</sup>	Maximum
CY62148VLL	2.7	3.0	3.6	70	7	15	2	20

### **Electrical Characteristics** Over the Operating Range

				С	Y62148V-	70	
Parameter	Description	Test Conditions			<b>Typ.</b> [3]	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2.7V$			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 3.6V$	2.2		V <sub>CC</sub> + 0.5V	V
$V_{IL}$	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	$GND \le V_1 \le V_{CC}$			+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disable	$GND \le V_O \le V_{CC}$ , Output Disabled			+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$ CMOS Levels	$V_{CC} = 3.6V$		7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 MHz CMOS I	evels		1	2	mA
I <sub>SB1</sub>	Automatic CE Power-down Current— CMOS Inputs	$\overrightarrow{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = f_{MAX}$			2	20	μА
I <sub>SB2</sub>		$CE \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , f = 0	V <sub>CC</sub> = 3.6V				

#### Notes:

V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.




### Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$	8	pF

### **Thermal Resistance**

Parameter	Description	Test Conditions	Others	BGA	Units
	Thermal Resistance <sup>[4]</sup> (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	TBD	TBD	°C/W
	Thermal Resistance <sup>[4]</sup> (Junction to Case)		TBD	TBD	°C/W

### **AC Test Loads and Waveforms**




Parameters	3.0V	Unit
R1	1105	Ohms
R2	1550	Ohms
R <sub>TH</sub>	645	Ohms
V <sub>TH</sub>	1.75V	Volts

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[3]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}$ = 1.0V, $\overline{CE}$ $\geq$ $V_{CC}$ - 0.3V, $V_{IN}$ $\geq$ $V_{CC}$ - 0.3V or $V_{IN}$ $\leq$ 0.3V; No input may exceed $V_{CC}$ + 0.3V		0.2	5.5	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[5]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

### **Data Retention Waveform**



#### Notes:

- 4. Tested initially and after any design or process changes that may affect these parameters. 5. Full-device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 10 \, \mu s$  or stable at  $V_{CC(min.)} \ge 10 \, \mu s$ .

[+] Feedback




### Switching Characteristics Over the Operating Range [6]

		CY621	148V-70	
Parameter	Description	Min.	Max.	Unit
Read Cycle		<b>1</b>	·	
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[7]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8]</sup>		25	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[7]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[7, 8]</sup>		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		ns
t <sub>PD</sub>	CE HIGH to Power-down		70	ns
Write Cycle <sup>[9, 10]</sup>	•			•
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Set-up to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	50		ns
t <sub>SD</sub>	Data Set-up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[7, 8]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	10		ns

## **Switching Waveforms**

# Read Cycle No. 1<sup>[11, 12]</sup>




#### Notes:

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the


- specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZNE}$  for any given device.  $t_{HZNE}$ , and  $t_{HZNE}$  are specified with  $C_L = 5$  pF as in (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input  $\underline{set}$ -up and hold  $\underline{timing}$  should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for Write Cycle #3 (WE controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .




## Switching Waveforms (continued)



# Write Cycle No. 1 ( $\overline{\text{WE}}$ Controlled) $^{[9, 14, 15]}$





#### Notes:

- 11. Device is continuously selected. OE, CE = V<sub>IL</sub>.

  12. WE is HIGH for read cycle.

  13. Address valid prior to or coincident with CE transition LOW.

  14. Data I/O is high impedance if OE = V<sub>IH</sub>.


  15. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

  16. During this period, the I/Os are in output state and input signals should not be applied.





# Switching Waveforms (continued)


# Write Cycle No. 3 (WE Controlled, OE LOW) [10, 15]



# **Typical DC and AC Characteristics**









### **Truth Table**


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

	Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
ſ	70	CY62148VLL-70ZI	ZS32	32-lead TSOPII	Industrial
		CY62148VLL-70SI	S34	32-lead 450-mil. molded SOIC	

# **Package Diagrams**


### 32-Lead (450-mil) Molded SOIC S34





### Package Diagrams (continued)

### 32-lead TSOP II ZS32



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



cument Title: CY62148V MoBL <sup>®</sup> 4M (512K x 8) Static RAM cument Number: 38-05070							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	107263	09/15/01	SZV	Changed from Spec number: 38-00646 to 38-05070			
*A	116515	09/04/02	GBI	Added footnote 1. Deleted fBGA package. Removed fBGA package (replacement fBGA package is available in CY62148CV30)			

Document #: 38-05070 Rev. \*A