TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filte

National Semiconductor

# TP3070, TP3071, TP3070-X COMBO® II Programmable PCM CODEC/Filter

## **General Description**

The TP3070 and TP3071 are second-generation combined PCM CODEC and Filter devices optimized for digital switching applications on subscriber line and trunk cards. Using advanced switched capacitor techniques, COMBO II combines transmit bandpass and receive lowpass channel filters with a companding PCM encoder and decoder. The devices are A-law and µ-law selectable and employ a conventional serial PCM interface capable of being clocked up to 4.096 MHz. A number of programmable functions may be controlled via a serial control port.

Channel gains are programmable over a 25.4 dB range in each direction, and a programmable filter is included to enable Hybrid Balancing to be adjusted to suit a wide range of loop impedance conditions. Both transformer and active SLIC interface circuits with real or complex termination impedances can be balanced by this filter, with cancellation in excess of 30 dB being readily achievable when measured across the passband against standard test termination networks


To enable COMBO II to interface to the SLIC control leads, a number of programmable latches are included; each may be configured as either an input or an output. The TP3070 provides 6 latches and the TP3071 5 latches.

- Features
- Complete CODEC and FILTER system including:
- Transmit and receive PCM channel filters
- µ-law or A-law companding encoder and decoder
- Receive power amplifier drives  $300\Omega$
- 4.096 MHz serial PCM data (max)
- Programmable Functions:
  - Transmit gain: 25.4 dB range, 0.1 dB steps
  - Receive gain: 25.4 dB range, 0.1 dB steps
  - Hybrid balance cancellation filter
  - Time-slot assignment: up to 64 slots/frame
  - 2 port assignment (TP3070)
  - 6 interface latches (TP3070)
  - A or µ-law
  - Analog loopback
- Digital loopback
- Direct interface to solid-state SLICs
- Simplifies transformer SLIC; single winding secondary
- Standard serial control interface
- 80 mW operating power (typ)
- 1.5 mW standby power (typ)
- Designed for CCITT and LSSGR applications
- TTL and CMOS compatible digital interfaces
- Extended temperature versions available for -40°C to +85°C (TP3070V-X)

Note: See also AN-614, COMBO II application guide.

COMBO® and TRI-STATE® are registered trademarks of National Semiconductor Corporation

© 1999 National Semiconductor Corporation DS008635



### Pin Descriptions (Continued)

Pin	Description	CI/C
FS <sub>R</sub>	Receive Frame Sync input. Normally a pulse or squarewave with an 8 kHz repetition rate is	
	applied to this input to define the start of the receive time slot assigned to this device	
	(non-delayed data timing mode), or the start of the receive frame (delayed data timing mode using the internal time-slot assignment	CI
DOLL	counter).	со
BCLK	Bit clock input used to shift PCM data into and out of the $D_R$ and $D_X$ pins. BCLK may vary from 64 kHz to 4.096 MHz in 8 kHz	<del>cs</del>
	increments, and must be synchronous with MCLK.	
MCLK	Master clock input used by the switched	11 5
	capacitor filters and the encoder and decoder	IL5-
	sequencing logic. Must be 512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz or 4.096 MHz and synchronous with BCLK.	
$VF_{X}I$	The Transmit analog high-impedance input.	
	Voice frequency signals present on this input are encoded as an A-law or µ-law PCM bit	
	stream and shifted out on the selected $D_X$ pin.	
$VF_{R}O$	The Receive analog power amplifier output,	
	capable of driving load impedances as low as $300\Omega$ (depending on the peak overload level	
	required). PCM data received on the assigned	
	D <sub>R</sub> pin is decoded and appears at this output	
D <sub>x</sub> 0	as voice frequency signals. $D_x1$ is available on the TP3070 only; $D_x0$ is	MR
D <sub>x</sub> 0 D <sub>x</sub> 1	available on all devices. These Transmit Data	
	TRI-STATE® outputs remain in the high	
	impedance state except during the assigned transmit time slot on the assigned port, during	
	which the transmit PCM data byte is shifted	NC
	out on the rising edges of BCLK.	
TS <sub>x</sub> 0 TS <sub>x</sub> 1	$\overline{TS}_{x}1$ is available on the TP3070 only; $\overline{TS}_{x}0$ is available on all devices. Normally these	Fu
10 <sub>X</sub> 1	open-drain outputs are floating in a high	Fu
	impedance state except when a time-slot is	POW
	active on one of the $D_X$ outputs, when the appropriate $\overline{TS}_X$ output pulls low to enable a	Whe
	backplane line-driver.	izes The
D <sub>R</sub> 0	$D_R 1$ is available on the TP3070 only; $D_R 0$ is	secti
D <sub>R</sub> 1	available on all devices. These receive data	balar the d
	inputs are inactive except during the assigned receive time slot of the assigned port when	rectio
	the receive PCM data is shifted in on the	as in ance
	falling edges of BCLK.	contr
CCLK	Control Clock input. This clock shifts serial	in the
	control information into or out from CI/O or CI and CO when the $\overline{CS}$ input is low, depending	A res drivir
	on the current instruction. CCLK may be	ther
	asynchronous with the other system clocks.	pin m
		to gr
		The

# Description

CI/O This is the Control Data I/O pin which is provided on the TP3071. Serial control information is shifted to or read from COMBO II on this pin when CS is low. The direction of the data is determined by the current instruction as defined in *Table 1*.
CI This is a separate Control Input, available only on the TP3070. It can be connected to CO if required.
CO This is a separate Control Output, available

Pin

- CO This is a separate Control Output, available only on the TP3070. It can be connected to CI if required.
- CS Chip Select input. When this pin is low, control information can be written to or read from COMBO II via the CI/O pin (or CI and CO).
- IL5–IL0 IL5 through IL0 are available on the TP3070. IL4 through IL0 are available on the TP3071. Each Interface Latch I/O pin may be individually programmed as an input or an output determined by the state of the corresponding bit in the Latch Direction Register (LDR). For pins configured as inputs, the logic state sensed on each input is latched into the Interface Latch Register (ILR) whenever control data is written to COMBO II, while CS is low, and the information is shifted out on the CO (or CI/O) pin. When configured as outputs, control data written into the ILR appears at the corresponding IL pins.
- MR This logic input must be pulled low for normal operation of COMBO II. When pulled momentarily high (at least 1 µsec.), all programmable registers in the device are reset to the states specified under "Power-On Initialization".
- NC No Connection. Do not connect to this pin. Do not route traces through this pin.

## **Functional Description**

### POWER-ON INITIALIZATION

When power is first applied, power-on reset circuitry initializes the COMBO II and puts it into the power-down state. The gain control registers for the transmit and receive gain sections are programmed to OFF (0000000), the hybrid balance circuit is turned off, the power amp is disabled and the device is in the non-delayed timing mode. The Latch Direction Register (LDR) is pre-set with all IL pins programmed as inputs, placing the SLIC interface pins in a high impedance state. The CI/O pin is set as an input ready for the first control byte of the initialization sequence. Other initial states in the Control Register are indicated in Section 2.0.

A reset to these same initial conditions may also be forced by driving the MR pin momentarily high. This may be done either when powered-up or down. For normal operation this pin must be pulled low. If not used, MR should be hard-wired to ground.

The desired modes for all programmable functions may be initialized via the control port prior to a Power-up command.

3

# Functional Description (Continued)

#### POWER-DOWN STATE

Following a period of activity in the powerd-up state the power-down state may be re-entered by writing any of the control instructions into the serial control port with the "P" bit set to "1" as indicated in *Table 1*. It is recommended that the chip be powered down before writing any additional instructions. In the power-down state, all non-essential circuitry is de-activated and the  $D_x0$  (and  $D_x1$ ) outputs are in the high impedance TRI-STATE condition.

The coefficients stored in the Hybrid Balance circuit and the Gain Control registers, the data in the LDR and ILR, and all control bits remain unchanged in the power-down state unless changed by writing new data via the serial control port, which remains active. The outputs of the Interface Latches also remain active, maintaining the ability to monitor and control the SLIC.

#### TRANSMIT FILTER AND ENCODER

The Transmit section input, VF<sub>x</sub>I, is a high impedance summing input which is used as the differencing point for the internal hybrid balance cancellation signal. No external components are necessary to set the gain. Following this circuit is a programmable gain/attenuation amplifier which is controlled by the contents of the Transmit Gain Register (see Programmable Functions section). An active pre-filter then precedes the 3rd order high-pass and 5th order low-pass switched capacitor filters. The A/D converter has a compressing characteristic according to the standard CCITT A or µ255 coding laws, which must be selected by a control instruction during initialization (see Table 1 and Table 2). A precision on-chip voltage reference ensures accurate and highly stable transmission levels. Any offset voltage arising in the gain-set amplifier, the filters or the comparator is canceled by an internal auto-zero circuit.

Each encode cycle begins immediately following the assigned Transmit time-slot. The total signal delay referenced to the start of the time-slot is approximately 165  $\mu$ s (due to the Transmit Filter) plus 125  $\mu$ s (due to encoding delay), which totals 290  $\mu$ s. Data is shifted out on D<sub>x</sub>0 or D<sub>x</sub>1 during the selected time slot on eight rising edges of BCLK.

#### DECODER AND RECEIVE FILTER

PCM data is shifted into the Decoder's Receive PCM Register via the  $D_R0$  or  $D_R1$  pin during the selected time-slot on the 8 falling edges of BCLK. The Decoder consists of an expanding DAC with either A or  $\mu 255$  law decoding characteristic, which is selected by the same control instruction used to select the Encode law during initialization. Following the Decoder is a 5th order low-pass switched capacitor filter with integral Sin x/x correction for the 8 kHz sample and hold. A programmable gain amplifier, which must be set by writing to the Receive Gain Register, is included, and finally a Power Amplifier capable of driving a 300 $\Omega$  load to  $\pm 3.5V$ , a 600 $\Omega$  load to  $\pm 3.8V$  or a 15 k $\Omega$  load to  $\pm 4.0V$  at peak overload.

A decode cycle begins immediately after the assigned receive time-slot, and 10  $\mu s$  later the Decoder DAC output is updated. The total signal delay is 10  $\mu s$  plus 120  $\mu s$  (filter delay) plus 62.5  $\mu s$  (½ frame) which gives approximately 190  $\mu s$ .

#### PCM INTERFACE

The FS<sub>x</sub> and FS<sub>R</sub> frame sync inputs determine the beginning of the 8-bit transmit and receive time-slots respectively. They may have any duration from a single cycle of BCLK HIGH to one MCLK period LOW. Two different relationships actual time-slots on the PCM busses by setting bit 3 in the Control Register (see *Table 2*). Non-delayed data mode is similar to long-frame timing on the TP3050/60 series of devices (COMBO); time-slots begin nominally coincident with the rising edge of the appropriate FS input. The alternative is to use Delayed Data mode, which is similar to short-frame sync timing on COMBO, in which each FS input must be high at least a half-cycle of BCLK earlier than the time-slot. The Time-Slot Assignment circuit on the device can only be used with Delayed Data timing.

When using Time-Slot Assignment, the beginning of the first time-slot in a frame is identified by the appropriate FS input. The actual transmit and receive time-slots are then determined by the internal Time-Slot Assignment counters.

Transmit and Receive frames and time-slots may be skewed from each other by any number of BCLK cycles. During each assigned Transmit time-slot, the selected D<sub>x</sub>0/1 output shifts data out from the PCM register on the rising edges of BCLK.  $\overline{TS}_x0$  (or  $\overline{TS}_x1$  as appropriate) also pulls low for the first 7½ bit times of the time-slot to control the TRI-STATE Enable of a backplane line-driver. Serial PCM data is shifted into the selected D<sub>R</sub>0/1 input during each assigned Receive time-slot on the falling edges of BCLK. D<sub>x</sub>0 or D<sub>x</sub>1 and D<sub>R</sub>0 or D<sub>R</sub>1 are selectable on the TP3070 only, see Section 6.

## Functional Description (Continued)

Function	Byte 1 (Note 1)										Ву	te 2	(Note	e 1)		
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Single Byte Power-Up/Down	Р	Х	Х	Х	Х	Х	0	Х				No	ne			
Write Control Register	Р	0	0	0	0	0	1	Х			Ş	See 7	able	2		
Read-Back Control Register	Р	0	0	0	0	1	1	Х			5	See 7	able	2		
Write to Interface Latch Register	Р	0	0	0	1	0	1	Х			5	See 7	able	4		
Read Interface Latch Register	Р	0	0	0	1	1	1	х			5	See 7	able	4		
Write Latch Direction Register	Р	0	0	1	0	0	1	Х			S	See 7	able	3		
Read Latch Direction Register	Р	0	0	1	0	1	1	х			5	See 7	able	3		
Write Receive Gain Register	Р	0	1	0	0	0	1	Х			S	See 7	able	8		
Read Receive Gain Register	Р	0	1	0	0	1	1	Х			5	See 7	able	8		
Write Transmit Gain Register	Р	0	1	0	1	0	1	Х			5	See 7	able	7		
Read Transmit Gain Register	Р	0	1	0	1	1	1	х			5	See 7	able	7		
Write Receive Time-Slot/Port	Р	1	0	0	1	0	1	Х			5	See 7	able	6		
Read-Back Receive Time-Slot/Port	Р	1	0	0	1	1	1	Х			5	See 7	able	6		
Write Transmit Time-Slot/Port	Р	1	0	1	0	0	1	Х			5	See 7	able	6		
Read-Back Transmit Time-Slot/Port	Р	1	0	1	0	1	1	Х			5	See 7	able	6		
Write Hybrid Balance Register 1	Р	0	1	1	0	0	1	Х								
Read Hybrid Balance Register 1	Р	0	1	1	0	1	1	Х				Deriv				
Write Hybrid Balance Register 2	Р	0	1	1	1	0	1	Х			(	Optim Pout				
Read Hybrid Balance Register 2	Р	0	1	1	1	1	1	х	Routine in TP3077SW							
Write Hybrid Balance Register 3	Р	1	0	0	0	0	1	Х					gram	•		
Read Hybrid Balance Register 3	Р	1	0	0	0	1	1	Х					-			

Note 1: Bit 7 of bytes 1 and 2 is always the first bit clocked into or out from the CI, CO or CI/O pin. X = don't care.

Note 2: "P" is the power-up/down control bit, see "Power-Up/Down Control" section. ("0" = Power Up, "1" = Power Down)

Note 3: Other register address codes are invalid and should not be used.

#### SERIAL CONTROL PORT

Control information and data are written into or read-back from COMBO II via the serial control port consisting of the control clock CCLK, the serial data input/output CI/O, (or separate input, CI, and output, CO, on the TP3070 only), and the Chip Select input,  $\overline{CS}$ . All control instructions require 2 bytes, as listed in *Table 1*, with the exception of a single byte power-up/down command. The byte 1 bits are used as follows: bit 7 specifies power up or power down; bits 6, 5, 4 and 3 specify the register address; bit 2 specifies whether the instruction is read or write; bit 1 specifies a one or two byte instruction; and bit 0 is not used.

To shift control data into COMBO II, CCLK must be pulsed 8 times while  $\overline{CS}$  is low. Data on the CI/O (or CI) input is shifted into the serial input register on the falling edge of each CCLK pulse. After all data is shifted in, the contents of the input shift register are decoded, and may indicate that a 2nd byte of control data will follow. This second byte may either be defined by a second byte-wide  $\overline{CS}$  pulse or may follow the first contiguously, i.e. it is not mandatory for  $\overline{CS}$  to return high between the first and second control bytes. At the end of CCLK8 in the 2nd control byte the data is loaded into the appropriate programmable register.  $\overline{CS}$  may remain low continuously when programming successive registers, if desired. However,  $\overline{CS}$  should be set high when no data transfers are in progress.

To readback Interface Latch data or status information from COMBO II, the first byte of the appropriate instruction is

strobed in while  $\overline{CS}$  is low, as defined in *Table 1*.  $\overline{CS}$  must be kept low, or be taken low again for a further 8 CCLK cycles, during which the data is shifted onto the CO or CI/O pin on the rising edges of CCLK. When  $\overline{CS}$  is high the CO or CI/O pin is in the high-impedance TRI-STATE, enabling the CI/O pins of many devices to be multiplexed together.

If  $\overline{CS}$  returns high during either byte 1 or byte 2 before all eight CCLK pulses of that byte occur, both the bit count and byte count are reset and register contents are not affected. This prevents loss of synchronization in the control interface as well as corruption of register data due to processor interrupt or other problem. When  $\overline{CS}$  returns low again, the device will be ready to accept bit 1 of byte 1 of a new instruction.

## **Programmable Functions**

#### **1.0 POWER-UP/DOWN CONTROL**

Following power-on initialization, power-up and power-down control may be accomplished by writing any of the control instructions listed in *Table 1* into COMBO II with the "P" bit set to "0" for power-up or "1" for power-down. Normally it is recommended that all programmable functions be initially programmed while the device is powered down. Power state control can then be included with the last programming instruction or the separate single-byte instruction. Any of the programmable registers may also be modified while the de-

## Programmable Functions (Continued)

vice is powered-up or down by setting the "P" bit as indicated. When the power-up or down control is entered as a single byte instruction, bit one (1) must be reset to a 0.

When a power-up command is given, all de-activated circuits are activated, but the TRI-STATE PCM output(s),  $D_x0$  (and  $D_x1$ ), will remain in the high impedance state until the second FS<sub>x</sub> pulse after power-up.

#### 2.0 CONTROL REGISTER INSTRUCTION

The first byte of a READ or WRITE instruction to the Control Register is as shown in *Table 1*. The second byte has the following bit functions:

Bit Number and Name								
7	6	5	4	3	2	1	0	Function
F1	F <sub>0</sub>	MA	IA	DN	DL	AL	PP	
0	0							MCLK = 512 kHz
0	1							MCLK = 1.536 or 1.544 MHz
1	0							MCLK = 2.048 MHz (Note 4)
1	1							MCLK = 4.096 MHz
		0	Х					Select µ-255 law (Note 4)
		1	0					A-law, Including Even
								Bit Inversion
		1	1					A-law, No Even Bit Inversion
				0				Delayed Data Timing
				1				Non-Delayed Data Timing (Note 4)
					0	0		Normal Operation (Note 4)
					1	х		Digital Loopback
					0	1		Analog Loopback
							0	Power Amp Enabled in PDN
							1	Power Amp Disabled in PDN (Note 4)

Note 4: State at power-on initialization. (Bit 4 = 0)

#### 2.1 Master Clock Frequency Selection

A Master clock must be provided to COMBO II for operation of the filter and coding/decoding functions. The MCLK frequency must be either 512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or 4.096 MHz and must be synchronous with BCLK. Bits  $F_1$  and  $F_0$  (see *Table 2*) must be set during initialization to select the correct internal divider.

#### 2.2 Coding Law Selection

Bits "MA" and "IA" in *Table 2* permit the selection of  $\mu$ 255 coding or A-law coding, with or without even bit inversion.

#### 2.3 Analog Loopback

Analog Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in *Table 2*. In the analog loopback mode, the Transmit input VF<sub>x</sub>I is isolated from the input pin and internally connected to the VF<sub>R</sub>O output, forming a loop from the Receive PCM Register back to the Transmit PCM Register. The VF<sub>R</sub>O pin remains active, and the programmed settings of the Transmit and Receive

gains remain unchanged, thus care must be taken to ensure that overload levels are not exceeded anywhere in the loop. Hybrid balance must be disabled for meaningful analog loopback function.

#### 2.4 Digital Loopback

Digital Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in *Table 2*. This mode provides another stage of path verification by enabling data written into the Receive PCM Register to be read back from that register in any Transmit time-slot at  $D_x$ 0/1. In digital loopback, the decoder will remain functional and output a signal at VF<sub>R</sub>O. If this is undesirable, the receive output can be turned off by programming the receive gain register to all zeros.

#### **3.0 INTERFACE LATCH DIRECTIONS**

Immediately following power-on, all Interface Latches assume they are inputs, and therefore all IL pins are in a high impedance state. Each IL pin may be individually programmed as a logic input or output by writing the appropriate instruction to the LDR, see *Table 1* and *Table 3*. For minimum power dissipation, unconnected latch pins should be programmed as outputs. For the TP3071, L5 should always be programmed as an output.

Bits  $L_5-L_0$  must be set by writing the specified instruction to the LDR with the L bits in the second byte set as follows:

Byte 2 Bit Number									
7	6	5	4	3	2	1	0		
Lo	L <sub>1</sub>	$L_2$	$L_3$	$L_4$	$L_5$	Х	Х		
L <sub>n</sub> Bit				IL	. Direct	ion			
0				Input					
	1			Output					

X = don't care

#### INTERFACE LATCH STATES

Interface Latches configured as outputs assume the state determined by the appropriate data bit in the 2-byte instruction written to the Interface Latch Register (ILR) as shown in *Table 1* and *Table 4*. Latches configured as inputs will sense the state applied by an external source, such as the Off-Hook detect output of a SLIC. All bits of the ILR, i.e. sensed inputs and the programmed state of outputs, can be read back in the 2nd byte of a READ from the ILR.

It is recommended that during initialization, the state of IL pins to be configured as outputs should be programmed first, followed immediately by the Latch Direction Register.

#### TABLE 4. Interface Latch Data Bit Order

Bit Number										
7	6	5	4	3	2	1	0			
Do	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	Х	Х			

## Programmable Functions (Continued)

	µ255 law	True A-law with	A-law without			
		even bit inversion	even bit inversion			
	MSB LSB	MSB LSB	MSB LSB			
V <sub>IN</sub> = +Full Scale	1000000	10101010	11111111			
$V_{IN} = 0V$	1111111	11010101	1000000			
	0111111	01010101	00000000			
V <sub>IN</sub> = -Full Scale	0000000	00101010	01111111			

Note 5: The MSB is always the first PCM bit shifted in or out of COMBO II.

#### **TABLE 6. Time-Slot and Port Assignment Instruction**

		Bit Numb	Function					
7	6	5	4	3	2	1	0	
EN	PS	T₅	T₄	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>	То	
	(Note 6)	(Note 7)						
0	0	Х	Х	X	X	Х	X	Disable D <sub>x</sub> 0 Output (Transmit Instruction)
								Disable D <sub>R</sub> 0 Input (Receive Instruction)
0	1	X	Х	Х	X	Х	X	Disable D <sub>X</sub> 1 Output (Transmit Instruction)
								Disable D <sub>R</sub> 1 Input (Receive Instruction)
1	0	Assign Or	ne Binar	/ Coded	Time-Slo	ot from 0-	-63	Enable D <sub>x</sub> 0 Output (Transmit Instruction)
		Assign One Binary Coded Time-Slot from 0-63				-63	Enable D <sub>R</sub> 0 Input (Receive Instruction)	
1	1	Assign Or	Assign One Binary Coded Time-Slot from 0-63				-63	Enable D <sub>X</sub> 1 Output (Transmit Instruction)
		Assign Or	ne Binar	y Coded	Time-Slo	ot from 0-	-63	Enable D <sub>R</sub> 1 Input (Receive Instruction)

Note 6: The "PS" bit MUST always be set to 0 for the TP3071.

Note 7: T5 is the MSB of the Time-slot assignment bit field. Time slot bits should be set to "000000" for both transmit and receive when operating in non-delayed data timing mode.

#### 5.0 TIME-SLOT ASSIGNMENT

COMBO II can operate in either fixed time-slot or time-slot assignment mode for selecting the Transmit and Receive PCM time-slots. Following power-on, the device is automatically in Non-Delayed Timing mode, in which the time-slot always begins with the leading (rising) edge of frame sync inputs  $FS_x$  and  $FS_R$ . Time-Slot Assignment may only be used with Delayed Data timing; see *Figure 5*.  $FS_x$  and  $FS_R$  may have any phase relationship with each other in BCLK period increments.

Alternatively, the internal time-slot assignment counters and comparators can be used to access any time-slot in a frame, using the frame sync inputs as marker pulses for the beginning of transmit and receive time-slot 0. In this mode, a frame may consist of up to 64 time-slots of 8 bits each. A time-slot is assigned by a 2-byte instruction as shown in Table 1 and Table 6. The last 6 bits of the second byte indicate the selected time-slot from 0-63 using straight binary notation. When writing a timeslot and port assignment register, if the PCM interface is currently active, it is immediately deactivated to prevent possible bus clashes. A new assignment becomes active on the second frame following the end of the Chip-Select for the second control byte. Rewriting of register contents should not be performed during the talking period of a connection to prevent waveform distortion caused by loss of a sample which will occur with each register write. The "EN" bit allows the PCM inputs, D<sub>R</sub>0/1, or outputs,  $D_{x}0/1$ , as appropriate, to be enabled or disabled.

Time-Slot Assignment mode requires that the  $FS_X$  and  $FS_R$  pulses must conform to the delayed data timing format shown in *Figure 5*.

#### 6.0 PORT SELECTION

On the TP3070 only, an additional capability is available; 2 Transmit serial PCM ports,  $D_X0$  and  $D_X1$ , and 2 Receive serial PCM ports,  $D_R0$  and  $D_R1$ , are provided to enable two-way space switching to be implemented. Port selections for transmit and receive are made within the appropriate time-slot assignment instruction using the "PS" bit in the second byte. The PS bit selects either Port 0 or Port 1. Both ports cannot be active at the same time.

On the TP3071, only ports  $D_x0$  and  $D_R0$  are available, therefore the "PS" bit MUST always be set to 0 for these devices. *Table 6* shows the format for the second byte of both transmit and receive time-slot and port assignment instructions.

#### 7.0 TRANSMIT GAIN INSTRUCTION BYTE 2

The transmit gain can be programmed in 0.1 dB steps by writing to the Transmit Gain Register as defined in *Table 1* and *Table 7*. This corresponds to a range of 0 dBm0 levels at VF<sub>x</sub>I between 1.619 Vrms and 0.087 Vrms (equivalent to +6.4 dBm to -19.0 dBm in 600 $\Omega$ ).

To calculate the binary code for byte 2 of this instruction for any desired input 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by:

200 x log<sub>10</sub> (V/0.08595)

## Programmable Functions (Continued)

and convert to the binary equivalent. Some examples are given in *Table 7* and a complete tabulation is given in Appendix I of AN-614.

It should be noted that the Transmit (idle channel) Noise and Transmit Signal to Total Distortion are both specified with transmit gain set to 0 dB (Gain Register set to all ones). At high transmit gains there will be some degradation in noise performance for these parameters. See Application Note AN-614 for more information on this subject.

#### TABLE 7. Byte 2 of Transmit Gain Instruction

Bit Number	0 dBm0 Test Level (Vrms)
76543210	at VF <sub>x</sub> I
00000000	No Output (Note 8)
0000001	0.087
0000010	0.088
_	—
11111110	1.600
11111111	1.619

Note 8: Analog signal path is cut off, but  $D_X$  remains active and will output codes representing idle noise.

#### 8.0 RECEIVE GAIN INSTRUCTION BYTE 2

The receive gain can be programmed in 0.1 dB steps by writing to the Receive Gain Register as defined in *Table 1* and *Table 8*. Note the following restrictions on output drive capability:

- a) 0 dBm0 levels  $\leq$  1.96 Vrms at VF<sub>R</sub>O may be driven into a load of  $\geq$  15 k $\Omega$  to GND; receive gain set to 0 dB (Gain Register set to all ones)
- b) 0 dBm0 levels  $\leq$  1.85 Vrms at VF\_RO may be driven into a load of  $\geq$  600 $\Omega$  to GND; receive gain set to –0.5 dB
- c) 0 dBm0 levels  $\leq$  1.71 Vrms at VF<sub>R</sub>O may be driven into a load of  $\geq$  300 $\Omega$  to GND; receive gain set to -1.2 dB

To calculate the binary code for byte 2 of this instruction for any desired output 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by:

#### 200 x log<sub>10</sub> (V/0.1043)

and convert to the binary equivalent. Some examples are given in *Table 8* and a complete tabulation is given in Appendix I of AN-614.

#### TABLE 8. Byte 2 of Receive Gain Instruction

0 dBm0 Test Level (Vrms)
at VF <sub>R</sub> O
No Output (Low Z to GND)
0.105
0.107
—
1.941
1.964

### 9.0 HYBRID BALANCE FILTER

The Hybrid Balance Filter on COMBO II is a programmable filter consisting of a second-order section, Hybal1, followed by a first-order section, Hybal2, and a programmable attenu-

www.national.com

ator. Either of the filter sections can be bypassed if only one is required to achieve good cancellation. A selectable 180 degree inverting stage is included to compensate for interface circuits which also invert the transmit input relative to the receive output signal. The 2nd order section is intended mainly to balance low frequency signals across a transformer SLIC, and the first order section to balance midrange to higher audio frequency signals.

As a 2nd order section, Hybal1 has a pair of low frequency zeroes and a pair of complex conjugate poles. When configuring Hybal1, matching the phase of the hybrid at low to mid-band frequencies is most critical. Once the echo path is correctly balanced in phase, the magnitude of the cancellation signal can be corrected by the programmable attenuator.

The 2nd order mode of Hybal1 is most suitable for balancing interfaces with transformers having high inductance of 1.5 Henries or more. An alternative configuration for smaller transformers is available by converting Hybal1 to a simple first-order section with a single real low-frequency pole and zero. In this mode, the pole/zero frequency may be programmed.

Many line interfaces can be adequately balanced by use of the Hybal1 section only, in which case the Hybal2 filter should be de-selected to bypass it.


Hybal2, the higher frequency first-order section, is provided for balancing an electronic SLIC, and is also helpful with a transformer SLIC in providing additional phase correction for mid and high-band frequencies, typically 1 kHz to 3.4 kHz. Such a correction is particularly useful if the test balance impedance includes a capacitor of 100 nF or less, such as the loaded and non-loaded loop test networks in the United States. Independent placement of the pole and zero location is provided.


Figure 2 shows a simplified diagram of the local echo path for a typical application with a transformer interface. The magnitude and phase of the local echo signal, measured at VF<sub>x</sub>I, are a function of the termination impedance Z<sub>T</sub>, the line transformer and the impedance of the 2W loop, Z<sub>L</sub>. If the impedance reflected back into the transformer primary is expressed as Z<sub>L</sub>' then the echo path transfer function from VF<sub>R</sub>O to VF<sub>x</sub>I is:

$$H(w) = Z_{L}'/(Z_{T} + Z_{L}')$$
(1)

#### 9.1 PROGRAMMING THE FILTER

On initial power-up, the Hybrid Balance filter is disabled. Before the hybrid balance filter can be programmed it is necessary to design the transformer and termination impedance in order to meet system 2W input return loss specifications, which are normally measured against a fixed test impedance (600 or  $900\Omega$  in most countries). Only then can the echo path be modeled and the hybrid balance filter programmed. Hybrid balancing is also measured against a fixed test impedance, specified by each national Telecom administration to provide adequate control of talker and listener echo over the majority of their network connections. This test impedance is Z<sub>1</sub> in Figure 2. The echo signal and the degree of transhybrid loss obtained by the programmable filter must be measured from the PCM digital input, D<sub>R</sub>0, to the PCM digital output,  $D_x0$ , either by digital test signal analysis or by conversion back to analog by a PCM CODEC/Filter.





Three registers must be programmed in COMBO II to fully configure the Hybrid Balance Filter as follows:

- Register 1: select/de-select Hybrid Balance Filter; invert/non-invert cancellation signal; select/de-select Hybal2 filter section; attenuator setting.
- Register 2: select/de-select Hybal1 filter; set Hybal1 to 2nd order or 1st order; pole and zero frequency selection.
- Register 3: program pole frequency in Hybal2 filter; program zero frequency in Hybal2 filter.

Standard filter design techniques may be used to model the echo path (see *Equation (1)*) and design a matching hybrid balance filter configuration. Alternatively, the frequency response of the echo path can be measured and the hybrid balance filter designed to replicate it.

A Hybrid Balance filter design guide and software optimization program are available under license from National Semiconductor Corporation; order TP3077SW.

## **Applications Information**

*Figure 3* shows a typical application of the TP3071 together with a typical monolithic SLIC. Four of the IL latches are configured as outputs to control the relay drivers on the SLIC, while IL4 is an input for the Supervision signal.


## POWER SUPPLIES

While the pins of the TP3070 COMBO II devices are well protected against electrical misuse, it is recommended that the standard CMOS practice of applying GND to the device before any other connections are made should always be followed. In applications where the printed circuit card may be plugged into a hot socket with power and clocks already present, extra long pins on the connector should be used for ground and  $V_{\rm BB}$ . In addition, a Schottky diode should be connected between  $V_{\rm BB}$  and ground.

To minimize noise sources, all ground connections to each device should meet at a common point as close as possible to the device GND pin in order to prevent the interaction of ground return currents flowing through a common bus impedance. Power supply decoupling capacitors of 0.1  $\mu F$  should be connected from this common device ground point to  $V_{CC}$  and  $V_{BB}$  as close to the device pins as possible.  $V_{CC}$  and  $V_{BB}$  should also be decoupled with Low Effective Series Resistance Capacitors of at least 10  $\mu F$  located near the card edge connector.

Further guidelines on PCB layout techniques are provided in Application Note AN-614, " COMBO II™ Programmable PCM CODEC/Filter Family Application Guide".

9



## Absolute Maximum Ratings (Note 9)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

## **Electrical Characteristics**

 $V_{\text{CC}}$  to GND

Voltage at VF<sub>x</sub>I

Voltage at any Digital Input

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to +70°C (-40°C to +85°C for TP3070-X) by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at  $V_{CC} = +5V$ ,  $V_{BB} = -5V$ ,  $T_A = 25^{\circ}C$ .

7V

 $V_{\rm CC}$  + 0.5V to  $V_{\rm BB}$  – 0.5V  $V_{\rm CC}$  + 0.5V to GND – 0.5V

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	INTERFACES		•			
V <sub>IL</sub>	Input Low Voltage	All Digital Inputs (DC Meas.) (Note 10)			0.7	V
V <sub>IH</sub>	Input High Voltage	All Digital Inputs (DC Meas.) (Note 10)	2.0			V
V <sub>OL</sub>	Output Low Voltage	$D_X0$ , $D_X1$ , $\overline{TS}_X0$ , $\overline{TS}_X1$ and CO, $I_L = 3.2$ mA,			0.4	V
		All Other Digital Outputs, $I_L = 1 \text{ mA}$				
V <sub>он</sub>	Output High Voltage	$D_X0$ , $D_X1$ and CO, $I_L = -3.2$ mA,	2.4			V
		All Other Digital Outputs (except $\overline{TS}_X$ ), $I_L = -1 \text{ mA}$				
		All Digital Outputs, $I_L = -100 \ \mu A$	V <sub>CC</sub> – 0.5			V V
l <sub>IL</sub>	Input Low Current	Any Digital Input, GND $< V_{IN} < V_{IL}$	-10		10	μA
I <sub>IH</sub>	Input High Current	Any Digital Input except MR, V <sub>IH</sub> < V <sub>IN</sub> < V <sub>CC</sub>	-10		10	μA
		MR Only	-10		100	μA
I <sub>oz</sub>	Output Current in	$D_X0, D_X1, \overline{TS}_X0, \overline{TS}_X1, CO and CI/O (as an Output)$				
	High Impedance	IL5-IL0 When Selected as Inputs	-10		10	μΑ
	State (TRI-STATE)	$GND < V_{OUT} < V_{CC}$				
		-40°C to +85°C (TP3070-X)	-30		30	μA
ANALO	INTERFACES	1				1
I <sub>VFXI</sub>	Input Current, VF <sub>x</sub> I	$-3.3V < VF_XI < 3.3V$	-10.0		10.0	μA
R <sub>VFXI</sub>	Input Resistance	$-3.3V < VF_{X}I < 3.3V$	390	620		k۵
VOS <sub>X</sub>	Input Offset Voltage	Transmit Gain = 0 dB			200	m١
	Applied at VF <sub>x</sub> I	Transmit Gain = 25.4 dB			10	m\
RL <sub>VFRO</sub>	Load Resistance	Receive Gain = 0 dB	15k			
		Receive Gain = -0.5 dB	600			Ω
		Receive Gain = -1.2 dB	300			
CL <sub>VFRO</sub>	Load Capacitance	$RL_{VFRO} \ge 300\Omega$			200	pF
		CL <sub>VERO</sub> from VF <sub>R</sub> O to GND				
RO <sub>VFRO</sub>	Output Resistance	Steady Zero PCM Code Applied to		1.0	3.0	Ω
		D <sub>R</sub> 0 or D <sub>R</sub> 1				
VOS <sub>R</sub>	Output Offset	Alternating ± Zero PCM Code Applied to	-200		200	m\
	Voltage at V <sub>FRO</sub>	D <sub>R</sub> 0 or D <sub>R</sub> 1, Maximum Receive Gain				
POWER	DISSIPATION	1				
I <sub>cc</sub> 0	Power Down Current	CCLK, CI/O, CI, CO, = 0.4V, CS = 2.4V				
		Interface Latches Set as Outputs with No Load,		0.1	0.6	m/
		All Other Inputs Active, Power Amp Disabled				
I <sub>BB</sub> 0	Power Down Current	As Above		-0.1	-0.3	m/
		-40°C to +85°C (TP3070-X)			-0.4	m/
I <sub>cc</sub> 1	Power Up Current	CCLK, CI/O, CI, CO = $0.4V$ , $\overline{CS}$ = $2.4V$				
		No Load on Power Amp		8.0	11.0	m/
		Interface Latches Set as Outputs with No Load				
		-40°C to +85°C (TP3070-X)			13.0	m/

## Electrical Characteristics (Continued)

•

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  ( $-40^{\circ}C$  to  $+85^{\circ}C$  for TP3070-X) by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at  $V_{CC} = +5V$ ,  $V_{BB} = -5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
POWER DISSIPATION								
I <sub>BB</sub> 1	Power Up Current	As Above		-8.0	-11.0	mA		
		–40°C to +85°C (TP3070-X)			-13.0	mA		
I <sub>cc</sub> 2	Power Down Current	Power Amp Enabled		2.0	3.0	mA		
		–40°C to +85°C (TP3070-X)			4.0	mA		
I <sub>BB</sub> 2	Power Down Current	Power Amp Enabled		-2.0	-3.0	mA		
		–40°C to +85°C (TP3070-X)			-4.0	mA		

Note 9: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 10: See definitions and timing conventions section.

## **Timing Specifications**

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5V \pm 5\%$ ;  $V_{BB} = -5V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  ( $-40^{\circ}C$  to  $+85^{\circ}C$  for TP3070-X) by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at  $V_{CC} = +5V$ ,  $V_{BB} = -5V$ ,  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at  $V_{CC} = +5V$ ,  $V_{BB} = -5V$ ,  $T_A = 25^{\circ}C$ . All timing parameters are measured at  $V_{OH} = 2.0V$  and  $V_{OL} = 0.7V$ . See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MASTER	CLOCK TIMING					
f <sub>MCLK</sub>	Frequency of MCLK	Selection of Frequency is		512		kHz
		Programmable (See Table 5)		1536		kHz
				1544		kHz
				2048		kHz
				4096		kHz
t <sub>WMH</sub>	Period of MCLK High	Measured from V <sub>IH</sub> to V <sub>IH</sub> (Note 11)	80			ns
t <sub>WML</sub>	Period of MCLK Low	Measured from V <sub>IL</sub> to V <sub>IL</sub> (Note 11)	80			ns
t <sub>RM</sub>	Rise Time of MCLK	Measured from V <sub>IL</sub> to V <sub>IH</sub>			30	ns
t <sub>FM</sub>	Fall Time of MCLK	Measured from V <sub>IH</sub> to V <sub>IL</sub>			30	ns
t <sub>HBM</sub>	HOLD Time, BCLK LOW	TP3070 Only	50			ns
	to MCLK HIGH					
t <sub>WFL</sub>	Period of F <sub>SX</sub> or F <sub>SR</sub> Low	Measured from VIL to VIL	1			MCLK Period
PCM INTE	ERFACE TIMING	·			•	
f <sub>BCLK</sub>	Frequency of BCLK	May Vary from 64 kHz to 4096 kHz	64		4096	kHz
		in 8 kHz Increments				
t <sub>WBH</sub>	Period of BCLK High	Measured from V <sub>IH</sub> to V <sub>IH</sub>	80			ns
t <sub>WBL</sub>	Period of BCLK Low	Measured from VIL to VIL	80			ns
t <sub>RB</sub>	Rise Time of BCLK	Measured from V <sub>IL</sub> to V <sub>IH</sub>			30	ns
t <sub>FB</sub>	Fall Time of BCLK	Measured from V <sub>IH</sub> to V <sub>IL</sub>			30	ns
t <sub>HBF</sub>	Hold Time, BCLK Low		30			ns
	to FS <sub>X/R</sub> High or Low					
t <sub>SFB</sub>	Setup Time, FS <sub>X/R</sub>		30			ns
	High to BCLK Low					
t <sub>DBD</sub>	Delay Time, BCLK High	Load = 100 pF Plus 2 LSTTL Loads			80	ns
	to Data Valid	-40°C to +85°C (TP3070-X)			90	ns

correlation specified All timing	therwise noted, limits printed in <b>BOL</b> 40°C to +85°C for TP3070-X) by cor on with other production tests and/or at $V_{CC}$ = +5V, $V_{BB}$ = -5V, $T_A$ = 25 parameters are measured at $V_{OH}$ = nitions and Timing Conventions sect	<b>D</b> characters are guaranteed for $V_{CC}$ = relation with 100% electrical testing at T product design and characterization. All <sup>2</sup> C. = 2.0V and $V_{OL}$ = 0.7V. tion for test methods information.	+5V ±5% <sub>A</sub> = 25°C signals i	%; V <sub>BB</sub> = - 2. All other referenced	–5V ±5%; Τ r limits are a d to GND. Τ <sub>λ</sub>	<sub>A</sub> = 0°C to ssured by /picals
Symbol	Parameter	Conditions	Min	Тур	Max	Units
	RFACE TIMING	1			·	
t <sub>DBZ</sub>	Delay Time, BCLK Low to $D_X0/1$ Disabled if FS <sub>X</sub> Low, FS <sub>X</sub> Low to $D_X0/1$ disabled if 8th BCLK Low, or BCLK High to $D_X0/1$	$\rm D_X0/1$ Disabled is measured at $\rm V_{OL}$ or $\rm V_{OH}$ according to Figure 4 or Figure 5	15		80	ns
	Disabled if FS <sub>x</sub> High	–40°C to +85°C (TP3070-X)	15		100	ns
t <sub>DBT</sub>	Delay Time, BCLK High to $\overline{TS}_X$ Low if FS <sub>x</sub> High, or FS <sub>x</sub> High to $\overline{TS}_x$ Low if BCLK High (Non Delayed Mode); BCLK High to $\overline{TS}_x$ Low (Delayed Data Mode)	Load = 100 pF Plus 2 LSTTL Loads			60	ns
ΖВТ	$\begin{array}{l} \hline \text{TRI-STATE Time, BCLK Low to} \\ \hline \overline{\text{TS}}_{\text{X}} \text{ High if FS}_{\text{X}} \text{ Low, FS}_{\text{X}} \text{ Low} \\ \text{to } \overline{\text{TS}}_{\text{X}} \text{ High if 8th BCLK Low, or} \\ \hline \text{BCLK High to } \overline{\text{TS}}_{\text{X}} \text{ High if FS}_{\text{X}} \\ \hline \text{High} \end{array}$		15		60	ns
t <sub>dfd</sub>	Delay Time, FS <sub>X/R</sub> High to Data Valid	Load = 100 pF Plus 2 LSTTL Loads, Applies if $FS_{X/R}$ Rises Later than BCLK Rising Edge in Non-Delayed Data Mode Only			80	ns
		-40°C to +85°C (TP3070-X)			90	ns
t <sub>SDB</sub>	Setup Time, D <sub>R</sub> 0/1 Valid to BCLK Low		30			ns
t <sub>HBD</sub>	Hold Time, BCLK		15			ns
	Low to D <sub>R</sub> 0/1 Invalid	-40°C to +85°C (TP3070-X)	15			ns
SERIAL C	ONTROL PORT TIMING	1				
CCLK	Frequency of CCLK				2048	kHz
WCH	Period of CCLK High	Measured from V <sub>IH</sub> to V <sub>IH</sub>	160			ns
WCL	Period of CCLK Low	Measured from V <sub>IL</sub> to V <sub>IL</sub>	160			ns
RC	Rise Time of CCLK	Measured from VIL to VIH			50	ns
FC	Fall Time of CCLK	Measured from $V_{IH}$ to $V_{IL}$			50	ns
HCS	Hold Time, CCLK Low to CS Low	CCLK1	10			ns
HSC	Hold Time, CCLK Low to CS High	CCLK 8	100			ns
SSC	Setup Time, CS Transition to CCLK Low		60			ns
ssco	Setup Time, CS Transition to CCLK High		50			ns
SDC	Setup Time, CI (CI/O) Data In to CCLK Low		50			ns
HCD	Hold Time, CCLK Low to CI/O Invalid		50			ns
t <sub>DCD</sub>	Delay Time, CCLK High	Load = 100 pF plus 2 LSTTL Loads			<b>80</b>	ns
	to CI/O Data Out Valid	-40°C to +85°C (TP3070-X)			100	ns

· ·


## Timing Specifications (Continued)


•


Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5V \pm 5\%$ ;  $V_{BB} = -5V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to +70°C (-40°C to +85°C for TP3070-X) by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at  $V_{CC} = +5V$ ,  $V_{BB} = -5V$ ,  $T_A = 25^{\circ}C$ . All timing parameters are measured at  $V_{OH} = 2.0V$  and  $V_{OL} = 0.7V$ . See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SERIAL C	ONTROL PORT TIMING					
t <sub>DSD</sub>	Delay Time, CS Low	Applies Only if Separate			80	ns
	to CO (CI/O) Valid	CS used for Byte 2				
		-40°C to +85°C (TP3070-X)			100	ns
t <sub>DDZ</sub>	Delay Time, CS or 9th CCLK	Applies to Earlier of CS High or 9th				
	High to CO (CI/O) High Impedance	CCLK High	15		80	ns
INTERFA	CE LATCH TIMING					
t <sub>sLC</sub>	Setup Time, IL to	Interface Latch Inputs Only	100			ns
	CCLK 8 of Byte 1					
t <sub>HCL</sub>	Hold Time, IL Valid from		50			ns
	8th CCLK Low (Byte 1)					
t <sub>DCL</sub>	Delay Time CCLK 8 of	Interface Latch Outputs Only			200	ns
	Byte 2 to IL	C <sub>L</sub> = 50 pF				
MASTER	RESET PIN	·			· · ·	
t <sub>wmr</sub>	Duration of		1			μs
	Master Reset High					

Note 11: Applies only to MCLK Frequencies ≥ 1.536 MHz. At 512 kHz a 50:50 ±2% Duty Cycle must be used.







0 dBm( gain), h sign an	D, $D_R 0$ or $D_R 1 = 0$ dBm0 PC hybrid balance filter disabled ad characterization. All signal	ed in <b>BOLD</b> characters are guaranteed for $V_{CC}$ = +5V -X) by correlation with 100% electrical testing at T <sub>A</sub> = M code. Transmit and receive gains programmed for -All other limits are assured by correlation with other s referenced to GND. Typicals specified at $V_{CC}$ = +5V	maximum ( production V, V <sub>BB</sub> = -5	0 dBm0 te tests and 5V, T <sub>A</sub> =	est levels /or produ 25°C.	(0 dB ct de-
ymbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLIT	UDE RESPONSE					
	Absolute Levels	The Maximum 0 dBm0 Levels are:				
		VF <sub>x</sub> I		1.619		Vrms
		VF <sub>R</sub> O (15 kΩ Load)		1.964		Vrms
		The Minimum 0 dBm0 Levels are:				
		VF <sub>x</sub> I		87.0		mVrm
		$VF_{R}O$ (Any Load $\geq 300\Omega$ )		105.0		mVrm
		Overload Levels are 3.17 dBm0 (µLaw)				
		and 3.14 dBm0 (A-Law)				
G <sub>XA</sub>	Transmit Gain	Transmit Gain Programmed for Maximum				
	Absolute Accuracy	0 dBm0 Test Level. (All 1's in gain register)				
		Measure Deviation of Digital Code from				
		Ideal 0 dBm0 PCM Code at $D_{X}0/1$ .				
		$T_A = 25^{\circ}C$	-0.15		0.15	dB
$G_{XAG}$	Transmit Gain	$T_A = 25^{\circ}C, V_{CC} = 5V, V_{BB} = 5V$				
	Variation with	Programmed Gain from 0 dB to 19 dB				
	Programmed Gain	(0 dBm0 Levels of 1.619 Vrms to	0.1		0.1	aD
		0.182 Vrms) Programmed Gain from 19.1 dB to 25.4 dB	-0.1		0.1	dB
		, and the second s				
		(0 dBm0 Levels of 0.180 Vrms to 0.087 Vrms)	-0.3		0.3	dB
		Note: ±0.1 dB min/max is available as a selected part.	-0.5		0.5	
G <sub>XAF</sub>	Transmit Gain	Relative to 1015.625 Hz, (Note 15)				
	Variation with	Minimum Gain < G <sub>x</sub> < Maximum Gain				
	Frequency	f = 60 Hz			-26	dB
		f = 200 Hz	-1.8		-0.1	dB
		f = 300 Hz to 3000 Hz	-0.15		0.15	dB
		f = 3400 Hz	-0.7		0.0	dB
		f = 4000 Hz			-14	dB
		$f \ge 4600$ Hz. Measure Response			-32	dB
		at Alias Frequency from 0 kHz to 4 kHz.				
		$G_X = 0 \text{ dB}, \text{ VF}_X \text{I} = 1.619 \text{ Vrms}$				
		Relative to 1015.625 Hz				
		f = 62.5 Hz			-24.9	dB
		f = 203.125 Hz	-1.7		-0.1	dB
		f = 343.75 Hz	-0.15		0.15	dB
		f = 515.625 Hz	-0.15		0.15	dB
		f = 2140.625 Hz	-0.15		0.15	dB
		f = 3156.25 Hz	-0.15		0.15	dB
		f = 3406.250  Hz	-0.74		0.0	dB dB
		f = 3984.375 Hz			-13.5	dB
		Relative to 1062.5 Hz (Note 15)			20	고다
		f = 5250 Hz, Measure 2750 Hz			-32	dB dB
		f = 11750 Hz, Measure 3750 Hz f = 49750 Hz, Measure 1750 Hz			-32 -32	dB dB

# Transmission Characteristics (Continued)

. .

Symbol	Parameter	eferenced to GND. Typicals specified at V <sub>CC</sub> = +5V	Min	Тур	Max	Units
	UDE RESPONSE			71		
G <sub>XAT</sub>	Transmit Gain	Measured Relative to $G_{XA}$ , $V_{CC} = 5V$ ,				
	Variation with	$V_{BB} = -5V,$	-0.1		0.1	dB
	Temperature	Minimum gain < $G_X$ < Maximum Gain				
		–40°C to +85°C (TP3070-X)	-0.15		0.15	dB
G <sub>XAL</sub>	Transmit Gain	Sinusoidal Test Method.				
	Variation with Signal	Reference Level = 0 dBm0.				
	Level	$VF_{X}I = -40 \text{ dBm0 to } +3 \text{ dBm0}$	-0.2		0.2	dB
		$VF_{X}I = -50 \text{ dBm0 to } -40 \text{ dBm0}$	-0.4		0.4	dB
		$VF_{x}I = -55 \text{ dBm0 to } -50 \text{ dBm0}$	-1.2		1.2	dB
G <sub>RA</sub>	Receive Gain	Receive Gain Programmed for Maximum				
	Absolute Accuracy	0 dBm0 Test Level (All 1's in				
		Gain Register). Apply 0 dBm0 PCM Code				
		to $D_R0$ or $D_R1$ . Measure $VF_RO$ .				
		$T_A = 25^{\circ}C$	-0.15		0.15	dB
$G_{RAG}$	Receive Gain	$T_A = 25^{\circ}C, V_{CC} = 5V, V_{BB} = -5V$				
	Variation with	Programmed Gain from 0 dB to 19 dB				
	Programmed Gain	(0 dBm0 Levels of 1.964 Vrms to				
		0.220 Vrms)	-0.1		0.1	dB
		Programmed Gain from 19.1 dB to 25.4 dB				
		(0 dBm0 Levels of 0.218 Vrms to				
		0.105 Vrms)	-0.3		0.3	dB
		Note: ±0.1 dB min/max is available as a selected part.				
G <sub>RAT</sub>	Receive Gain	Measured Relative to G <sub>RA</sub> .				
	Variation with Temperature	$V_{CC} = 5V, V_{BB} = -5V.$	-0.1		0.1	dB
		Minimum Gain < $G_R$ < Maximum Gain				
		–40°C to +85°C (TP3070-X)	-0.15		0.15	dB
G <sub>RAF</sub>	Receive Gain	Relative to 1015.625 Hz, (Note 15)				
	Variation with Frequency	$D_R0$ or $D_R1 = 0$ dBm0 code.				
		Minimum Gain < G <sub>R</sub> < Maximum Gain				
		f = 200 Hz	-0.25		0.15	dB
		f = 300 Hz to 3000 Hz	-0.15		0.15	dB
		f = 3400 Hz	-0.7		0.0	dB
		f = 4000 Hz			-14	dB
		$G_R = 0 dB, D_R 0 = 0 dBm0 Code,$				
		$G_X = 0 dB$ (Note 15)				
		f = 296.875 Hz	-0.15		0.15	dB
		f = 1875.00 Hz	-0.15		0.15	dB
		f = 2906.25 Hz	-0.15		0.15	dB
		f = 2984.375 Hz	-0.15		0.15	dB
		f = 3406.250 Hz	-0.74		0.0	dB
		f = 3984.375 Hz			-13.5	dB

sign an Symbol	d characterization. All signals ref	erenced to GND. Typicals specified at V <sub>CC</sub> =	+5V, V <sub>BB</sub> = -5	5V, T <sub>A</sub> = Typ	25°C. Max	Units
•		Conditions		176	max	Units
G <sub>RAI</sub>	Receive Gain	Sinusoidal Test Method.				
ORAL	Variation with Signal	Reference Level = $0 \text{ dBm}0.$				
	Level	$D_R 0 = -40 \text{ dBm0 to +3 dBm0}$	-0.2		0.2	dB
	20001	$D_{\rm R}0 = -50 \text{ dBm0 to } -40 \text{ dBm0}$	-0.4		0.4	dB
		$D_{\rm P}0 = -55 \text{ dBm0 to} - 50 \text{ dBm0}$	-1.2		1.2	dB
		$D_R 0 = 3.1 \text{ dBm0}$				u u u
		$R_1 = 600\Omega, G_R = -0.5 \text{ dB}$	-0.2		0.2	dB
		$R_{\rm L} = 300\Omega, G_{\rm R} = -1.2  \text{dB}$	-0.2		0.2	dB
ENVEL C	DPE DELAY DISTORTION WITH		0.2			42
D <sub>XA</sub>	Tx Delay, Absolute	f = 1600 Hz			315	μs
D <sub>XR</sub>	Tx Delay, Relative to D <sub>XA</sub>	f = 500-600  Hz			220	μs
DXR		f = 600-800  Hz			145	μs
		f = 800 - 1000  Hz			75	μs
		f = 1000 - 1600 Hz			40	μs
		f = 1600 - 2600 Hz			75	μs
		f = 2600 - 2800  Hz			105	μs
		f = 2800 - 3000  Hz			155	μs
D <sub>RA</sub>	Rx Delay, Absolute	f = 1600 Hz			200	μs
D <sub>RR</sub>	Rx Delay, Relative to D <sub>RA</sub>	f = 500–1000 Hz	-40		200	μs
		f = 1000 - 1600  Hz	-30			μs
		f = 1600 - 2600  Hz			90	μs
		f = 2600 - 2800  Hz			125	μs
		f = 2800–3000 Hz			175	μs
NOISE					I	
N <sub>XC</sub>	Transmit Noise, C Message	(Note 12)		12	15	dBrnC
	Weighted, µ-law Selected	All '1's in Gain Register				
N <sub>XP</sub>	Transmit Noise, P Message	(Note 12)		-74	-67	dBm0
	Weighted, A-law Selected	All '1's in Gain Register				
N <sub>RC</sub>	Receive Noise, C Message	PCM Code is Alternating Positive		8	11	dBrnC
	Weighted, µ-law Selected	and Negative Zero				
N <sub>RP</sub>	Receive Noise, P Message	PCM Code Equals Positive Zero		-82	-79	dBm0
	Weighted, A-law Selected					
N <sub>RS</sub>	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around			-53	dBm(
-		Measurement, VF <sub>x</sub> I = 0 Vrms				
PPSR <sub>x</sub>	Positive Power Supply	$V_{CC} = 5.0 V_{DC} + 100 \text{ mVrms}$				
	Rejection, Transmit	f = 0  kHz - 4  kHz (Note 13)	36			dBC
		f = 4  kHz-50  kHz	30			dBC
NPSR <sub>x</sub>	Negative Power Supply	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
	Rejection, Transmit	f = 0  kHz - 4  kHz (Note 13)	36			dBC
		f = 4  kHz - 50  kHz	30			dBC

· ·

# Transmission Characteristics (Continued)

. .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
NOISE						
$PPSR_{R}$	Positive Power Supply	PCM Code Equals Positive Zero				
	Rejection, Receive	$V_{CC} = 5.0 V_{DC} + 100 \text{ mVrms}$				
		Measure VF <sub>R</sub> O				
		f = 0 Hz-4000 Hz	36			dBC
		f = 4  kHz-25  kHz	40			dB
		f = 25 kHz–50 kHz	36			dB
$NPSR_{R}$	Negative Power Supply	PCM Code Equals Positive Zero				
	Rejection, Receive	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
		Measure VF <sub>R</sub> O				
		f = 0 Hz - 4000 Hz	36			dBC
		f = 4 kHz - 25kHz	40			dB
		f = 25  kHz - 50  kHz	36			dB
SOS	Spurious Out-of-Band	0 dBm0, 300 Hz to 3400 Hz Input PCM				
	Signals at the Channel	Code Applied at D <sub>R</sub> 0 (or D <sub>R</sub> 1)				
	Output	4600 Hz–7600 Hz			-30	dB
		7600 Hz–8400 Hz			-40	dB
		8400 Hz–50,000 Hz			-30	dB
DISTOR		1			1	
STD <sub>X</sub>	Signal to Total Distortion	Sinusoidal Test Method				
STD <sub>R</sub>	Transmit or Receive	Level = 3.0 dBm0	33			dBC
	Half-Channel, µ-law Selected	= 0 dBm0 to - 30 dBm0	36			dBC
		= -40 dBm0	30			dBC
		= -45 dBm0	25			dBC
STD <sub>RL</sub>	Signal to Total Distortion	Sinusoidal Test Method				
	Receive with	Level = +3.1 dBm0				
	Resistive Load	$R_{L} = 600\Omega, G_{R} = -0.5 \text{ dB}$	33			dBC
		$R_{L} = 300\Omega, G_{R} = -1.2 \text{ dB}$	33			dBC
SFD <sub>X</sub>	Single Frequency				-46	dB
	Distortion, Transmit					
SFD <sub>R</sub>	Single Frequency				-46	dB
	Distortion, Receive					
IMD	Intermodulation Distortion	Transmit or Receive				
		Two Frequencies in the Range			-41	dB
		300 Hz–3400 Hz				

## Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  (-40°C to  $+85^{\circ}C$  for TP3070-X) by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . f = 1015.625 Hz,  $VF_XI = 0$  dBm0,  $D_R0$  or  $D_R1 = 0$  dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at  $V_{CC} = +5V$ ,  $V_{BB} = -5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CROSS	TALK					
$CT_{X-R}$	Transmit to Receive Crosstalk, 0 dBm0 Transmit	f = 300 Hz-3400 Hz		-90	-75	dB
	Level	D <sub>R</sub> = Idle Code				
CT <sub>R-X</sub>	Receive to Transmit	f = 300 Hz-3400 Hz		-90	-70	dB
	Crosstalk, 0 dBm0 Receive Level	(Note 13)				

Note 12: Measured by grounded input at VF<sub>X</sub>I.

Note 13:  $PPSR_X$ ,  $NPSR_X$ , and  $CT_{R-X}$  are measured with a -50 dBm0 activation signal applied to  $VF_XI$ .

Note 14: A signal is Valid if it is above  $V_{IH}$  or below  $V_{IL}$  and Invalid if it is between  $V_{IL}$  and  $V_{IH}$ . For the purposes of this specification the following conditions apply: a) All input signals are defined as:  $V_{IL} = 0.4V$ ,  $V_{IH} = 2.7V$ ,  $t_R < 10$  ns,  $t_F < 10$  ns.

b)  $t_{\text{R}}$  is measured from  $\text{V}_{\text{IL}}$  to  $\text{V}_{\text{IH}}.~t_{\text{F}}$  is measured from  $\text{V}_{\text{IH}}$  to  $\text{V}_{\text{IL}}.$ 

c) Delay Times are measured from the input signal Valid to the output signal Valid.

d) Setup Times are measured from the data input Valid to the clock input Invalid.


e) Hold Times are measured from the clock signal Valid to the data input Invalid.


f) Pulse widths are measured from  $V_{IL}$  to  $V_{IL}$  or from  $V_{IH}$  to  $V_{IH}$ .


Note 15: A multi-tone test technique is used.

DEFINITIONS			pulse widths are measured from $V_{\rm IH}$ t
VIH	$V_{\text{IH}}$ is the D.C. input level above which an input level is guaranteed to appear as a logical one. This parameter is to be measured by performing a functional test at reduced clock speeds and nomi- nal timing, (i.e., not minimum setup and	Pulse Width Low	$\label{eq:VIH} \begin{array}{l} V_{\text{IH}}. \\ \text{The low pulse width is designated at } \\ t_{WzzL}, \text{ where } zz \text{ represents the mne monic of the input or output signal whos pulse width is being specified. Low puls widths are measured from V_{\text{IL}} to V_{\text{IL}}. \end{array}$
	hold times or output strobes), with the high level of all driving signals set to $V_{\rm IH}$ and maximum supply voltages applied to the device.	Setup Time	Setup times are designated as $t_{Swwx}$ where ww represents the mnemonic the input signal whose setup time is be ing specified relative to a clock or strob
V <sub>IL</sub>	$\label{eq:VIL} V_{\text{IL}} \text{ is the D.C. input level below which} \\ \text{an input level is guaranteed to appear as} \\ \text{a logical zero to the device. This param-} \\ \end{array}$		input represented by mnemonic x Setup times are measured from the w Valid to xx Invalid.
	eter is measured in the same manner as $V_{IH}$ but with all driving signal low levels set to $V_{IL}$ and minimum supply voltages applied to the device.	Hold Time	Hold times are designated as T <sub>Hwws</sub> where ww represents the mnemonic the input signal whose hold time is beir specified relative to a clock or strobe i
V <sub>OH</sub>	$V_{\rm OH}$ is the minimum D.C. output level to which an output placed in a logical one state will converge when loaded at the		put represented by the mnemonic x Hold times are measured from xx Val to ww Invalid.
V <sub>OL</sub>	maximum specified load current. $V_{OL}$ is the maximum D.C. output level to which an output placed in a logical zero state will converge when loaded at the maximum specified load current.	Delay Time	Delay times are designated a $T_{Dxxyy}$ [ IHIL], where xx represents the mnemonic of the input reference sign and yy represents the mnemonic of the output signal whose timing is being a second seco
Threshold Region	The threshold region is the range of input voltages between $V_{IL}$ and $V_{IH}$ .		specified relative to xx. The mnemon may optionally be terminated by an H
Valid Signal	A signal is Valid if it is in one of the valid logic states. (i.e., above $V_{IH}$ or below $V_{IL}$ ). In timing specifications, a signal is deemed valid at the instant it enters a valid state.		L to specify the high going or low goir transition of the output signal. Maximu delay times are measured from xx Val to yy Valid. Minimum delay times a measured from xx Valid to yy Invali This parameter is tested under the loa
nvalid signal	A signal is invalid if it is not in a valid logic state, i.e., when it is in the threshold region between $V_{IL}$ and $V_{IH}$ . In timing specifications, a signal is deemed Invalid at the instant it enters the threshold region.		conditions specified in the Condition column of the Timing Specifications se tion of this datasheet.
TIMING CONVEN	TIONS		
For the purposes conventions apply.	of this timing specification the following		
Input Signals	All input signals may be characterized as: V_L = 0.4V, V_H = 2.4V, t_R < 10 ns, t_F < 10 ns.		
Period	The period of the clock signal is designated as $t_{Pxx}$ where $_{xx}$ represents the mnemonic of the clock signal being specified.		
Rise Time	Rise times are designated as $t_{Ryy}$ , where yy represents a mnemonic of the signal whose rise time is being specified. $t_{Ryy}$ is measured from V <sub>IL</sub> to V <sub>IH</sub> .		
Fall Time	Fall times are designated as $t_{Fyy}$ , where yy represents a mnemonic of the signal whose fall time is being specified. $t_{Fyy}$ is measured from V <sub>IH</sub> to V <sub>II</sub> .		
Pulse Width High	The high pulse width width is designated as $t_{WZH}$ , where zz represents the mne- monic of the input or output signal whose pulse width is being specified. High		

Downloaded from Elcodis.com electronic components distributor







National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.