May 1998

National Semiconductor

LM614 Quad Operational Amplifier and Adjustable Reference

General Description

The LM614 consists of four op-amps and a programmable voltage reference in a 16-pin package. The op-amp out-performs most single-supply op-amps by providing higher speed and bandwidth along with low supply current. This device was specifically designed to lower cost and board space requirements in transducer, test, measurement and data acquisition systems.

Combining a stable voltage reference with four wide output swing op-amps makes the LM614 ideal for single supply transducers, signal conditioning and bridge driving where large common-mode-signals are common. The voltage reference consists of a reliable band-gap design that maintains low dynamic output impedance (1 Ω typical), excellent initial tolerance (0.6%), and the ability to be programmed from 1.2V to 6.3V via two external resistors. The voltage reference is very stable even when driving large capacitive loads, as are commonly encountered in CMOS data acquisition systems.

As a member of National's new Super-Block[™] family, the LM614 is a space-saving monolithic alternative to a multichip solution, offering a high level of integration without sacrificing performance.

Features

- Low operating current: 300 µA
- Wide supply voltage range: 4V to 36V
- Wide common-mode range: V⁻ to (V⁺- 1.8V)
- Wide differential input voltage: ±36V
- Available in plastic package rated for Military
- Temperature Range Operation


Reference

- Adjustable output voltage: 1.2V to 6.3V
- Tight initial tolerance available: ±0.6%
- Wide operating current range: 17 µA to 20 mA
- Tolerant of load capacitance

Applications

- Transducer bridge driver and signal processing
- Process and mass flow control systems
- Power supply voltage monitor
- Buffered voltage references for A/D's

Connection Diagram



Ordering Information

Reference		Package	NSC			
Tolerance & V _{os}	Military	Industrial	Commercial		Drawing	
	-55° C ≤ T _A ≤ +125°C	–40°C ≤ T _A ≤ +85°C	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$			
±0.6%@	LM614AMN	LM614AIN	—	16-pin	N16E	
80 ppm/°C max				Molded DIP		
$V_{OS} \le 3.5 \text{ mV} \text{ max}$	LM614AMJ/883	_	—	16-pin	J16A	
	(Note 13)			Ceramic DIP		
±2.0%@	LM614MN	LM614BIN	LM614CN	16-pin	N16E	
150 ppm/°C max				Molded DIP		
$V_{OS} \le 5.0 \text{ mV}$	_	LM614WM	LM614CWM	16-pin Wide	M16B	
				Surface Mount		

Super-Block[™] is a trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation DS009326

Absolute Maximum Ratings (Note 1)

.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Voltage on Any Pins except V _R	
(referred to V ⁻ pin)	
(Note 2)	36V (Max)
(Note 3)	-0.3V (Min)
Current through Any Input Pin &	
V _R Pin	±20 mA
Differential Input Voltage	
Military and Industrial	±36V
Commercial	±32V
Storage Temperature Range	$-65^{\circ}C \le T_{J} \le +150^{\circ}C$

Maximum Junction Temperature	150°C
Thermal Resistance, Junction-to-Ambient (Note 4)	
N Package	100°C
WM Package	150°C
Soldering Information (Soldering, 10 seconds)	
N Package	260°C
WM Package	220°C
ESD Tolerance (Note 5)	±1kV

Operating Temperature Range

LM614AI, LM614I, LM614BI	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
LM614AM, LM614M	$-55^{\circ}C \le T_{J} \le +125^{\circ}C$
LM614C	$0^{\circ}C \leq T_{J} \leq +70^{\circ}C$

Electrical Characteristics

These specifications apply for V⁻ = GND = 0V, V⁺ = 5V, V_{CM} = V_{OUT} = 2.5V, I_R = 100 μ A, FEEDBACK pin shorted to GND, unless otherwise specified. Limits in standard typeface are for T_J = 25°C; limits in **boldface type** apply over the **Operating Temperature Range**.

Symbol	Parameter	Conditions	Typical (Note 6)	LM614AM LM614AI Limits (Note 7)	LM614M LM614BI LM614I LM614C Limits	Units
					(Note 7)	
Is	Total Supply	R _{LOAD} =∞,	450	940	1000	µA max
	Current	4V ≤ V ⁺ ≤ 36V (32V for LM614C)	550	1000	1070	µA max
Vs	Supply Voltage Range		2.2	2.8	2.8	V min
			2.9	3	3	V min
			46	36	32	V max
			43	36	32	V max
	AL AMPLIFIER					
V _{OS1}	V _{OS} Over Supply	$4V \le V^+ \le 36V$	1.5	3.5	5.0	mV max
		$(4V \le V^+ \le 32V \text{ for LM614C})$	2.0	6.0	7.0	mV max
V _{OS2}	V _{OS} Over V _{CM}	$V_{CM} = 0V$ through $V_{CM} =$	1.0	3.5	5.0	mV max
		$(V^+ - 1.8V), V^+ = 30V$	1.5	6.0	7.0	mV max
V _{OS3}	Average V _{OS} Drift	(Note 7)	15			µV/°C
ΔΤ						max
I _B	Input Bias Current		10	25	35	nA max
			11	30	40	nA max
l _{os}	Input Offset Current		0.2	4	4	nA max
			0.3	5	5	nA max
LOS1 ΔT	Average Offset Drift Current		4			pA/°C
R _{IN}	Input Resistance	Differential	1800			MΩ
		Common-Mode	3800			MΩ
C _{IN}	Input Capacitance	Common-Mode Input	5.7			pF
e _n	Voltage Noise	f = 100 Hz, Input Referred	74			nV/√Hz
In	Current Noise	f = 100 Hz, Input Referred	58			fA/√Hz
CMRR	Common-Mode	$V^+ = 30V, \ 0V \le V_{CM} \le (V^+ - 1.8V),$	95	80	75	dB min
	Rejection Ratio	$CMRR = 20 \log (\Delta V_{CM} / \Delta V_{OS})$	90	75	70	dB min

Symbol	Parameter	Conditions	Typical (Note 6)	LM614AM LM614AI Limits (Note 7)	LM614M LM614BI LM614I LM614C Limits (Note 7)	Units
OPERATIONAL	AMPLIFIER	1				
PSRR	Power Supply	$4V \le V^+ \le 30V, V_{CM} = V^+/2,$	110	80	75	dB mir
	Rejection Ratio	PSRR = 20 log $(\Delta V^+ / \Delta V_{OS})$	100	75	70	dB mir
A _V	Open Loop	$R_L = 10 \text{ k}\Omega \text{ to GND}, V^+ = 30V,$	500	100	94	V/mV
-	Voltage Gain	$5V \le V_{OUT} \le 25V$	50	40	40	min
SR	Slew Rate	V ⁺ = 30V (Note 8)	±0.70	±0.55	±0.50	V/µs
			±0.65	±0.45	±0.45	
GBW	Gain Bandwidth	C _L = 50 pF	0.8			MHz
			0.52			MHz
V _{O1}	Output Voltage	$R_L = 10 \text{ k}\Omega \text{ to GND}$	V ⁺ – 1.4	V+ – 1.7	V+ – 1.8	V min
	Swing High	V ⁺ = 36V (32V for LM614C)	V⁺ – 1.6	V⁺ – 1.9	V ⁺ – 1.9	V min
V _{O2}	Output Voltage	$R_L = 10 \text{ k}\Omega \text{ to } V^+$	V ⁻ + 0.8	V ⁻ + 0.9	V ⁻ + 0.95	V max
	Swing Low	V ⁺ = 36V (32V for LM614C)	V ⁻ + 0.9	V [−] + 1.0	V ⁻ + 1.0	V max
I _{OUT}	Output Source	$V_{OUT} = 2.5V, V_{+IN} = 0V,$	25	20	16	mA mi
		$V_{-IN} = -0.3V$	15	13	13	mA mi
I _{sink}	Output Sink	$V_{OUT} = 1.6V, V_{+IN} = 0V,$	17	14	13	mA mi
	Current	$V_{-IN} = 0.3V$	9	8	8	mA mi
ISHORT	Short Circuit Current	$V_{OUT} = 0V, V_{+IN} = 3V,$	30	50	50	mA ma
		$V_{-IN} = 2V$, Source	40	60	60	mA ma
		$V_{OUT} = 5V, V_{+IN} = 2V,$	30	60	70	mA ma
		V _{-IN} = 3V, Sink	32	80	90	mA ma
VOLTAGE REF	ERENCE					
V _R	Voltage Reference	(Note 9)	1.244	1.2365	1.2191	V mir
				1.2515	1.2689	V max
				(±0.6%)	(±2.0%)	
ΔV_{R}	Average Temperature	(Note 10)	10	80	150	PPM/°
ΔΤ	Drift					max
$\frac{\Delta V_{R}}{\Delta T_{J}}$	Hysteresis	(Note 11)	3.2			µV/°C
	V _R Change	V _{R(100 µA)} – V _{R(17 µA)}	0.05	1	1	mV ma
ΔV_{R}	with Current		0.1	1.1	1.1	mV ma
ΔI_R		V _{R(10 mA)} - V _{R(100 µA)}	1.5	5	5	mV ma
		(Note 12)	2.0	5.5	5.5	mV ma
R	Resistance	ΔV _{R(10→0.1 mA)} /9.9 mA	0.2	0.56	0.56	Ω max
		ΔV _{R(100→17 μA)} /83 μA	0.6	13	13	Ω max
	V _R Change	$V_{R(Vro = Vr)} - V_{R(Vro = 6.3V)}$	2.5	7	7	mV ma
$\frac{\Delta V_{R}}{\Delta V_{RO}}$	with High V _{RO}	(5.06V between Anode and FEEDBACK)	2.8	10	10	mV ma

. .

Electrical Characteristics (Continued)

.

These specifications apply for V⁻ = GND = 0V, V⁺ = 5V, V_{CM} = V_{OUT} = 2.5V, I_R = 100 μ A, FEEDBACK pin shorted to GND, unless otherwise specified. Limits in standard typeface are for T_J = 25°C; limits in **boldface type** apply over the **Operating Temperature Range**.

Symbol	Parameter	Conditions	Typical (Note 6)	LM614AM LM614AI Limits (Note 7)	LM614M LM614BI LM614I LM614C Limits (Note 7)	Units
VOLTAGE RE	FERENCE		T			
	V _R Change with	$V_{R(V + = 5V)} - V_{R(V + = 36V)}$	0.1	1.2	1.2	mV max
$\frac{\Delta V_{R}}{\Delta V^+}$	V ⁺ Change	(V ⁺ = 32V for LM614C)	0.1	1.3	1.3	mV max
$\overline{\Delta V^+}$		$V_{R(V + = 5V)} - V_{R(V + = 3V)}$	0.01	1	1	mV max
			0.01	1.5	1.5	mV max
I _{FB}	FEEDBACK Bias	$V_{ANODE} \le V_{FB} \le 5.06V$	22	35	50	nA max
	Current		29	40	55	nA max
e _n	Voltage Noise	BW = 10 Hz to 10 kHz,	30			μV _{RMS}
		$V_{RO} = V_{R}$				

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Input voltage above V⁺ is allowed.

Note 3: More accurately, it is excessive current flow, with resulting excess heating, that limits the voltages on all pins. When any pin is pulled a diode drop below V⁻, a parasitic NPN transistor turns ON. No latch-up will occur as long as the current through that pin remains below the Maximum Rating. Operation is undefined and unpredictable when any parasitic diode or transistor is conducting.

Note 4: Junction temperature may be calculated using $T_J = T_A + P_D \theta_{jA}$. The given thermal resistance is worst-case for packages in sockets in still air. For packages soldered to copper-clad board with dissipation from one comparator or reference output transistor, nominal θ_{jA} are 90°C/W for the N package, WM package. Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 6: Typical values in standard typeface are for T_J = 25°C; values in **boldface type** apply for the full operating temperature range. These values represent the most likely parametric norm.

Note 7: All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold type face).

Note 8: Slew rate is measured with op amp in a voltage follower configuration. For rising slew rate, the input voltage is driven from 5V to 25V, and the output voltage transition is sampled at 10V and @20V. For falling slew rate, the input voltage is driven from 25V to 5V, and the output voltage transition is sampled at 20V and 10V. Note 9: V_R is the Cathode-feedback voltage, nominally 1.244V.


Note 10: Average reference drift is calculated from the measurement of the reference voltage at 25°C and at the temperature extremes. The drift, in ppm/°C, is $10^{6} \cdot \Delta V_{R}/(V_{R[25^{\circ}C]} \cdot \Delta T_{J})$, where ΔV_{R} is the lowest value subtracted from the highest, $V_{R[25^{\circ}C]}$ is the value at 25°C, and ΔT_{J} is the temperature range. This parameter is guaranteed by design and sample testing.


Note 11: Hysteresis is the change in V_R caused by a change in T_J, after the reference has been "dehysterized". To dehysterize the reference; that is minimize the hysteresis to the typical value, cycle its junction temperature in the following pattern, spiraling in toward 25°C: 25°C, 85°C, -40°C, 70°C, 0°C, 25°C.


Note 12: Low contact resistance is required for accurate measurement.

Note 13: A military RETSLM614AMX electrical test specification is available on request. The LM614AMJ/883 can also be procured as a Standard Military Drawing.


Simplified Schematic Diagrams











www.national.com











Application Information VOLTAGE REFERENCE

Reference Biasing

The voltage reference is of a shunt regulator topology that models as a simple zener diode. With current I, flowing in the "forward" direction there is the familiar diode transfer function. I, flowing in the reverse direction forces the reference voltage to be developed from cathode to anode. The cathode may swing from a diode drop below V⁻ to the reference voltage or to the avalanche voltage of the parallel protection diode, nominally 7V. A 6.3V reference with V⁺ = 3V is allowed.




FIGURE 1. Voltages Associated with Reference (Current Source I, is External)

The reference equivalent circuit reveals how V_ris held at the constant 1.2V by feedback, and how the FEEDBACK pin passes little current.

To generate the required reverse current, typically a resistor is connected from a supply voltage higher than the reference voltage. Varying that voltage, and so varying I_r , has small effect with the equivalent series resistance of less than an ohm at the higher currents. Alternatively, an active current source, such as the LM134 series, may generate I_r .

Capacitors in parallel with the reference are allowed. See the Reference AC Stability Range typical curve for capacitance values — from 20 μ A to 3 mA any capacitor value is stable. With the reference's wide stability range with resistive and capacitive loads, a wide range of RC filter values will perform noise filtering.





FIGURE 2. Reference Equivalent Circuit



TIGUNE 5. 1.24 Keler

Adjustable Reference

The FEEDBACK pin allows the reference output voltage, V_{ro}, to vary from 1.24V to 6.3V. The reference attempts to hold V_r at 1.24V. If V_r is above 1.24V, the reference will conduct current from Cathode to Anode; FEEDBACK current always remains low. If FEEDBACK is connected to Anode, then V_{ro} = V_r = 1.24V. For higher voltages FEEDBACK is held at a constant voltage above Anode — say 3.76V for V_{ro} = 5V. Connecting a resistor across the constant V_r generates a current I=V_r/R1 flowing from Cathode into FEEDBACK node. A Thevenin equivalent 3.76V is generated from FEEDBACK to Anode with R2=3.76/I. Keep I greater than one thousand times larger than FEEDBACK bias current for <0.1% error — I≥32 µA for the military grade over the military temperature range (I≥5.5 µA for a 1% untrimmed error for a commercial part.)






FIGURE 4. Thevenin Equivalent of Reference with 5V Output



 $\begin{array}{l} \mathsf{R1} \ = \ \mathsf{Vr/I} \ = \ 1.24/32\mu \ = \ 39k \\ \mathsf{R2} \ = \ \mathsf{R1} \ \{(\mathsf{Vro/Vr}) \ - \ 1\} \ = \ 39k \ \{(5/1.24) \ - \ 1)\} \ = \ 118k \end{array}$

FIGURE 5. Resistors R1 and R2 Program Reference Output Voltage to be 5V

Understanding that V_r is fixed and that voltage sources, resistors, and capacitors may be tied to the FEEDBACK pin, a range of V_r temperature coefficients may be synthesized.



Application Information (Continued)

- 2. Cross-over Distortion: The LM614 has lower cross-over distortion (a 1 V_{BE} deadband versus 3 V_{BE} for the LM124), and increased slew rate as shown in the characteristic curves. A resistor pull-up or pull-down will force class-A operation with only the PNP or NPN output transistor conducting, eliminating cross-over distortion
- Capacitive Drive: Limited by the output pole caused by the output resistance driving capacitive loads, a pull-down resistor conducting 1 mA or more reduces the

Typical Applications





FIGURE 12. Simple Low Quiescent Drain Voltage Regulator. Total supply current approximately 320 μ A, when V_{IN} = +5V.




*10k must be low t.c. trimpot.

FIGURE 13. Ultra Low Noise 10.00V Reference. Total output noise is typically 14 μV_{RMS} .

output stage NPN r_e until the output resistance is that of the current limit 25 Ω . 200 pF may then be driven without oscillation.

Op Amp Input Stage

The lateral PNP input transistors, unlike most op amps, have $\mathsf{BV}_{\mathsf{EBO}}$ equal to the absolute maximum supply voltage. Also, they have no diode clamps to the positive supply nor across the inputs. These features make the inputs look like high impedances to input sources producing large differential and common-mode voltages.



 $\begin{aligned} &V_{OUT} = (R_1 \ /\text{Pe} + 1) \ V_{REF} \\ &R_1, \ R_2 \ \text{should be 1\% metal film} \\ &P_\beta \ \text{should be low T.C. trim pot} \end{aligned}$

FIGURE 14. Slow Rise Time Upon Power-Up, Adjustable Transducer Bridge Driver. Rise time is approximately 1 ms.







FIGURE 15. Low Drop-Out Voltage Regulator Circuit, drop-out voltage is typically 0.2V.

www.national.com







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.