Quad TTL/NMOS to PECL* Translator

Description

The MC10H351 is a quad translator for interfacing data between a saturated logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is available. The MC10H351 has TTL/NMOS compatible inputs and PECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state ($\approx +3.2$ V) and all inverting outputs to the PECL high logic state (≈ +4.1 V).

The MC10H351 can also be used with the MC10H350 to transmit and receive TTL/NMOS information differentially via balanced twisted pair lines.

Features

- Single +5.0 Power Supply
- All V_{CC} Pins Isolated On Chip
- Differentially Drive Balanced Lines
- $t_{pd} = 1.3$ nsec Typical
- Pb-Free Packages are Available*



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS*

MC10H352L

AWLYYWW



CDIP-20 L SUFFIX **CASE 732**

MC10H352P



AWLYYWWG

ппппппппп 10H351 ALYWG

PDIP-20 **P SUFFIX CASE 738**



Ð П

SOEIAJ-20 **CASE 967**



PLLC-20

FN SUFFIX CASE 775

120 10H351G AWLYYWW

= Assembly Location А WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G = Pb-Free Package

*For additional marking information, refer to Application Note AND8002/D.


ORDERING INFORMATION

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

© Semiconductor Components Industries, LLC, 2006 February, 2006 - Rev. 7

Downloaded from Elcodis.com electronic components distributor






Figure 1. Logic Diagram

Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).

Figure 2. Dip Pin Assignment

Table 1. MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
V _{CC}	Power Supply	0 to +7.0	Vdc
VI	Input Voltage (V _{CC} = 5.0 V)	0 to V _{CC}	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
T _A	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	–55 to +150 −55 to +165	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

		0	0° 2		5°		75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
ECL	Power Supply	-	50	-	45	-	50	mA
TTL	Current	-	20	-	15	-	20	mA
I _R I _{INH}	Reverse Current Pins 7, 8, 12, 14 Pin 9		25 100		20 80		25 100	μΑ
I _F I _{INL}	Forward Current Pins 7, 8, 12, 14 Pin 9		-0.8 -3.2		-0.6 -2.4		-0.8 -3.2	mA
V _{(BR)in}	Input Breakdown Voltage	5.5	_	5.5	-	5.5	-	Vdc
VI	Input Clamp Voltage (I _{in} = -18 mA)	-	-1.5	-	-1.5	-	-1.5	Vdc
V _{OH}	High Output Voltage (Note 1.)	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
V _{OL}	Low Output Voltage (1)	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
V _{IH}	High Input Voltage	2.0	-	2.0	-	2.0	-	Vdc
V _{IL}	Low Input Voltage	-	0.8	-	0.8	-	0.8	Vdc

Table 2. ELECTRICAL CHARACTERISTICS (V_{CC} = V_{CC1} = V_{CC2} = 5.0 \text{ V} \pm 5.0\%) \dagger

†Each MECL 10H[™] series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 Ω resistor to V_{CC} −2.0 Vdc.

*Positive Emitter Coupled Logic

1. With V_{CC} at 5.0 V. V_{OH}/V_{OL} change 1:1 with V_{CC}.

Table 3. AC PARAMETERS

		0 °		25°		75 °		
Symbol	Characteristic	Min	Мах	Min	Max	Min	Max	Unit
t _{pd}	Propagation Delay (Note 2)	0.4	2.2	0.4	2.2	0.4	2.1	ns
t _r	Rise Time (20% to 80%)	0.4	1.9	0.4	2.0	0.4	2.1	ns
t _f	Fall Time (80% to 20%)	0.4	1.9	0.4	2.0	0.4	2.1	ns
f _{max}	Maximum Operating Frequency	150	-	150	-	150	-	MHz

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

2. Propagation delay is measured on this circuit from +1.5 V on the input waveform to the 50% point on the output waveform.

ORDERING INFORMATION


Device	Package	Shipping [†]
MC10H351FN	PLLC-20	46 Units / Rail
MC10H351FNG	PLLC-20 (Pb-Free)	46 Units / Rail
MC10H351FNR2	PLLC-20	500 / Tape & Reel
MC10H351FNR2G	PLLC-20 (Pb-Free)	500 / Tape & Reel
MC10H351L	CDIP-20	25 Unit / Rail
MC10H351M	SOEIAJ-20	40 Unit / Rail
MC10H351MG	SOEIAJ-20 (Pb-Free)	40 Unit / Rail
MC10H351MEL	SOEIAJ-20	2000 / Tape & Reel
MC10H351MELG	SOEIAJ-20 (Pb-Free)	2000 / Tape & Reel
MC10H351P	PDIP-20	18 Unit / Rail
MC10H351PG	PDIP-20 (Pb-Free)	18 Unit / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS




CASE 775-02 ISSUE E



PACKAGE DIMENSIONS

SOEIAJ-20 CASE 967-01

ISSUE A




е


 \oplus

<-- b

0.13 (0.005) 🕅



DETAIL P





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) 3.
- 4.
- 5.
- PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006 PER SIDE. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.15	0.25	0.006	0.010	
D	12.35	12.80	0.486	0.504	
Е	5.10	5.45	0.201	0.215	
e	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
М	0 °	10 °	0 °	10 °	
Q ₁	0.70	0.90	0.028	0.035	
Z		0.81		0.032	

CDIP-20 L SUFFIX CERAMIC DIP PACKAGE CASE 732-03 ISSUE E





Α

0.10 (0.004)


 \Box

A₁

- NOTES: 1. LEADS WITHIN 0.010 DIAMETER, TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- 3. DIMENSIONS A AND B INCLUDE MENISCUS.

	INCHES			
DIM	MIN	MAX		
Α	0.940	0.990		
В	0.260	0.295		
C	0.150	0.200		
D	0.015	0.022		
F	0.055	0.065		
G	0.100 BSC			
Н	0.020	0.050		
J	0.008	0.012		
K	0.125	0.160		
L	0.300 BSC			
Μ	0°	15°		
N	0.010	0.040		

PACKAGE DIMENSIONS



MECL 10H is a trademark of Motorola. Inc.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use personal and such personal ingent or baseling of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.