

LVDS Quad CMOS Differential Line Receiver

General Description

The DS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates.

The DS90C032 accepts low voltage differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports OPEN Failsafe and terminated (100 Ω) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions.

The DS90C032 provides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when VCC is not present.

The DS90C032 and companion line driver (DS90C031) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.

Features

- Single Event Latchup (SEL) Immune 120 MeV-cm²/mg
- High impedance LVDS inputs with power-off.
- Accepts small swing (330 mV) differential signal levels
- Low power dissipation.
- Low differential skew.
- Low chip to chip skew.
- Pin compatible with DS26C32A
- Compatible with IEEE 1596.3 SCI LVDS standard

NS Part Number	SMD Part Number	NS Package Number	Package Description
DS90C032E-QML	5962–9583401Q2A	E20A	20LD Leadless Chip Carrier
DS90C032W-QMLV	5962-9583401VFA	W16A	16LD Ceramic Flatpack
DS90C032WLQMLV	5962L9583401VFA 50 krad(Si)	W16A	16LD Ceramic Flatpack
DS90C032WGLQMLV	5962L9583401VZA 50 krad(Si)	WG16A	16LD Ceramic SOIC

Connection Diagrams

Ordering Information



See NS Package Number W16A & WG16A

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 2010 National Semiconductor Corporation 201637



Receiver

EN	ABLES	INPUTS	OUTPUT
EN	EN*	R _{I+} – R _{I–}	R _o
L	Н	Х	Z
All other combinations		$V_{ID} \ge 0.1V$	Н
of ENABLE inp	outs	V _{ID} ≤ -0.1V	L

Absolute Maximum Ratings (Note 1)

Supply Voltage (V _{CC}) Input Voltage (R _I +, R _I –) Enable Input Voltage (EN, EN*)	-0.3V to +6V -0.3V to +5.8V -0.3V to (V _{CC} +0.3V)
Output Voltage (R _O)	–0.3V to (V _{CC} +0.3V)
Storage Temperature Range (T _{Stg})	–65°C ≤ T _A ≤ +150°C
Lead Temperature Range Soldering (4 sec.)	+260°C
Maximum Package Power Dissipation @ +25°C (Note 2)	
LCC Package	1,830 mW
Ceramic Flatpack	1,400 mW
Ceramic SOIC	1,400 mW
Thermal Resistance	
θ _{JA}	
LCC Package	82°C/W
Ceramic Flatpack	145°C/W
Ceramic SOIC	145°C/W
θις	
LCC Package	20°C/W
Ceramic Flatpack	20°C/W
Ceramic SOIC	20°C/W
ESD Rating (Note 3)	2KV

Recommended Operating Conditions

	Min	Тур	Max
Supply Voltage (V _{CC})	+4.5V	+5.0V	+5.5V
Receiver Input Voltage	Gnd		2.4V
Operating Free Air Temperature (T _A)	–55°C	+25°C	+125°C

Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

DS90C032 Electrical Characteristics

DC Parameters (Note 7)

Symbol	Parameter	Conditions	Notes	Min	Мах	Units	Sub- groups
V _{ThL}	Differential Input Low Threshold	V _{CM} = +1.2V	(Note 4)		-100	mV	1, 2, 3
V _{ThH}	Differential Input High Threshold	V _{CM} = +1.2V	(Note 4)		100	mV	1, 2, 3
I _{In}	Input Current	V _{CC} =5.5V, V _I = 2.4V			±10	μA	1, 2, 3
	(Input Pins)	$V_{CC} = 5.5V, V_1 = 0$			±10	μA	1, 2, 3
		$V_{\rm CC} = 0.0V, V_{\rm I} = 2.4V$			±10	μA	1, 2, 3
		$V_{\rm CC} = 0.0V, V_{\rm I} = 0.0V$			±10	μA	1, 2, 3
V _{OH}	Output High Voltage	V _{CC} = 4.5V, I _{OH} = -0.4 mA, V _{ID} = 200mV		3.8		V	1, 2, 3
V _{OL}	Output Low Voltage	V _{CC} = 4.5, I _{OL} = 2 mA, V _{ID} = -200mV			0.3	V	1, 2, 3
I _{OS}	Output Short Circuit Current	Enabled, V _O = 0V		-15	-100	mA	1, 2, 3
I _{OZ}	Output TRI-STATE Current	Disabled, $V_0 = 0V$ or V_{CC}			±10	μA	1, 2, 3
V _{IH}	Input High Voltage		(Note 4)	2.0		V	1, 2, 3
V _{IL}	Input Low Voltage		(Note 4)		0.8	V	1, 2, 3
I _I	Input Current (Enable Pins)	V _{CC} = 5.5V			±10	μA	1, 2, 3
V _{CL}	Input Clamp Voltage	I _{CI} = -18mA			-1.5	V	1, 2, 3
I _{CC}	No Load Supply Current	EN, EN* = V _{CC} or Gnd, Inputs Open			11	mA	1, 2, 3
		EN, EN* = 2.4 or 0.5, Inputs Open			11	mA	1, 2, 3
I _{CCZ}	No Load Supply Current Receivers Disabled	EN = Gnd, EN* = V _{CC} , Inputs Open			11	mA	1, 2, 3

AC Parameters (Note 7)

The following conditions apply, unless otherwise specified.

AC: $V_{CC} = 4.5V / 5.0V / 5.5V, C_L = 20pF$

Symbol	Parameter	Conditions	Notes	Min	Мах	Units	Sub- groups
t _{PHLD}	Differential Propagation Delay	V _{ID} = 200mV,		1.0	8.0	ns	9, 10, 11
	High to Low	Input pulse = 1.1V to 1.3V,					
		$V_{I} = 1.2V$ (0V differential) to $V_{O} =$					
		1/2 V _{CC}					
t _{PLHD}	Differential Propagation Delay	V _{ID} = 200mV,		1.0	8.0	ns	9, 10, 11
	Low to High	Input pulse = 1.1V to 1.3V,					
		$V_{I} = 1.2V$ (0V differential) to $V_{O} =$					
		1/2 V _{CC}					
t _{SkD}	Differential Skew It _{PHLD} - t _{PLHD}	$C_{L} = 20 pF, V_{ID} = 200 mV$			3.0	ns	9, 10, 11
t _{Sk1}	Channel to Channel Skew	$C_{L} = 20 pF, V_{ID} = 200 mV$	(<i>Note 5</i>)		3.0	ns	9, 10, 11
t _{Sk2}	Chip to Chip Skew	$C_{L} = 20 pF, V_{ID} = 200 mV$	(<i>Note 6</i>)		7.0	ns	9, 10, 11
t _{PLZ}	Disable Time Low to Z	Input pulse = 0V to 3.0V,			20	ns	9, 10, 11
		$V_{O} = V_{OL} + 0.5V,$					
		$R_L = 1K\Omega$ to V_{CC} , $V_I = 1.5V$					
t _{PHZ}	Disable Time High to Z	Input pulse = 0V to 3.0V,			20	ns	9, 10, 11
		$V_{I} = 1.5V, V_{O} = V_{OH} - 0.5V,$					
		$R_{L} = 1K\Omega$ to Gnd					

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
t _{PZH}	Enable Time Z to High	Input pulse = 0V to 3.0V, $V_1 = 1.5V$, $V_0 = 50\%$, $R_L = 1K\Omega$ to Gnd			20	ns	9, 10, 11
t _{PZL}	Enable Time Z to Low	Input pulse = 0V to 3.0V, $V_I = 1.5V, V_O = 50\%,$ $R_L = 1K\Omega$ to V_{CC}			20	ns	9, 10, 11

AC/DC Post Radiation Limits (Note 7)

Symbol	Parameter	Conditions	Notes	Min	Мах	Units	Sub- groups
I _{CC}	No Load Supply Current	EN, EN* = V _{CC} or Gnd, Inputs Open			20	mA	1
		EN, EN* = 2.4 or 0.5, Inputs Open			20	mA	1
I _{CCZ}	No Load Supply Current Receivers Disabled	EN = Gnd, EN* = V _{CC} , Inputs Open			20	mA	1

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: Derate LCC @ 12.2mW/°C above +25°C. Derate ceramic flatpack @ 6.8mW/°C above +25°C

Note 3: Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

Note 4: Tested during V_{OH} / V_{OL} tests.

Note 5: Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same chip with an event on the inputs.

Note 6: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

Note 7: Pre and post irradiation limits are identical to those listed under AC & DC electrical characteristics except as listed in the "Post Radiation Limits" table. Radiation end point limits for the noted parameters are guaranteed only for the conditions, as specified.

Parameter Measurement Information



FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit



FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms



 \mathbf{C}_{L} includes load and test jig capacitance.

 $\boldsymbol{S}_1 = \boldsymbol{V}_{CC}$ for \boldsymbol{t}_{PZL} and \boldsymbol{t}_{PLZ} measurements.

 $\boldsymbol{S}_1 = \boldsymbol{G}\boldsymbol{n}\boldsymbol{d}$ for \boldsymbol{t}_{PZH} and \boldsymbol{t}_{PHZ} measurements.











FIGURE 5. Point-to-Point Application

Applications Information

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 5. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of 100Ω . A termination resistor of 100 Ω should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C032 differential line receiver is capable of detecting signals as low as 100 mV, over a \pm 1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift \pm 1V around this center point. The \pm 1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. Both receiver input pins should honor their specified operating input voltage range of 0V to +2.4V (measured from each pin to ground), exceeding these limits may turn on the ESD protection circuitry which will clamp the bus voltages.

Receiver Failsafe

The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal failsafe circuitry is designed to source/ sink a small amount of current, providing failsafe protection (a stable known state of HIGH output voltage) for floating and terminated (100Ω) receiver inputs in low noise environment (differential noise < 10mV).

1. Open Input Pins

TheDS90C032 is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.

2. Terminated Input

The DS90C032 requires external failsafe biasing for terminated input failsafe.

Terminated input failsafe is the case of a receiver that has a 100Ω termination across its inputs and the driver is in the following situations. Unplugged from the bus, or the driver output

is in TRI-STATE or in power-off condition. The use of external biasing resistors provide a small bias to set the differential input voltage while the line is un-driven, and therefore the receiver output will be in HIGH state. If the driver is removed from the bus but the cable is still present and floating, the unplugged cable can become a floating antenna that can pick up noise. The LVDS receiver is designed to detect very small amplitude and width signals and recover them to standard logic levels. Thus, if the cable picks up more than 10mV of differential noise, the receiver may respond. To insure that any noise is seen as commonmode and not differential, a balanced interconnect and twisted pair cables is recommended, as they help to ensure that noise is coupled common to both lines and rejected by the receivers.

3. Operation in environment with greater than 10mV differential noise

National recommends external failsafe biasing on its LVDS receivers for a number of system level and signal quality rea-

sons. First, only an application that requires failsafe biasing needs to employ it. Second, the amount of failsafe biasing is now an application design parameter and can be custom tailored for the specific application. In applications in low noise environments, they may choose to use a very small bias if any. For applications with less balanced interconnects and/or in high noise environments they may choose to boost failsafe further. Nationals "LVDS Owner's Manual provides detailed calculations for selecting the proper failsafe biasing resistors. Third, the common-mode voltage is biased by the resistors during the un-driven state. This is selected to be close to the nominal driver offset voltage (VOS). Thus when switching between driven and un-driven states, the common-mode modulation on the bus is held to a minimum.

For additional Failsafe Biasing information, please refer to Application Note AN-1194 for more detail.

Pin Descriptions

Pin No. (SOIC)	Name	Description	
2, 6, 10, 14	R _{I+}	Non-inverting receiver input pin	
1, 7, 9, 15	R _{I-}	Inverting receiver input pin	
3, 5, 11, 13	R _o	Receiver output pin	
4	EN	Active high enable pin, OR-ed with EN*	
12	EN*	Active low enable pin, OR-ed with EN	
16	V _{cc}	Power supply pin, +5V \pm 10%	
8	Gnd	Ground pin	

Radiation Environments

Careful consideration should be given to environmental conditions when using a product in a radiation environment.

Total Ionizing Dose

Radiation hardness assured (RHA) products are those part numbers with a total ionizing dose (TID) level specified in the Ordering Information table on the front page. Testing and qualification of these products is done on a wafer level according to MIL-STD-883G, Test Method 1019.7, Condition A and the "Extended room temperature anneal test" described in section 3.11 for application environment dose rates less than 0.19 rad(Si)/s. Wafer level TID data is available with lot shipments.

Single Event Latch-Up and Functional Interrupt

One time single event latch-up (SEL) and single event functional interrupt (SEFI) testing was preformed according to EIA/JEDEC Standard, EIA/JEDEC57. The linear energy transfer threshold (LETth) shown in the Features on the front page is the maximum LET tested. A test report is available upon request.

Single Event Upset

A report on single event upset (SEU) is available upon request.

2
0
g
2
\mathbf{O}
2
ω
×
\mathbf{Q}
\leq

Revision	History		
Released	Revision	Section	Changes
03/01/06	A	New Release, Corporate format	1 MDS data sheet converted into Corp. data sheet format. MNDS90C032-X-RH Rev 1B1 will be archived.
10/10/06	В	Applications Information - Pg. 10, Physical Dimensions - Pg. 12	Deleted Shorted Inputs paragraph - page 10. Updated Physical Dimensions package drawings E20A, W16A to current revision - page 12. Revision A will be Archived.
05/07/07	С	Receiver Table - Pg. 2, Application Information - Pg. 9 & 10	Deleted Full Fail-safe OPEN/SHORT or terminated - Page 2. & Paragraph RECEIVER FAIL-SAFE and 1, 2, 3 - Page 9 & 10. Revision B will be Archived.
9/28/2010	D	Order Information Table, General Description, Applications Information section	Copied general description and Receiver Failsafe from commercial d/s DS90C032B, dated Sept. 2003. Removed Code K devices. Added Radiation Environments paragraph to data sheet. Revision C will be Archived.
	1	1	

Physical Dimensions inches (millimeters) unless otherwise noted



www.national.com

DS90C032QML



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com