

November 1984 Revised September 2000

74F04 Hex Inverter

General Description


This device contains six independent gates, each of which performs the logic INVERT function.

Ordering Code:


Order Number	Package Number	Package Description
74F04SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F04SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F04PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
FIII Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A _n	Inputs	1.0/1.0	20 μA/-0.6 mA	
\overline{O}_n	Outputs	50/33.3	−1 mA/20 mA	

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

 Junction Temperature under Bias
 −55°C to +150°C

 V_{CC} Pin Potential to Ground Pin
 −0.5V to +7.0V

 Input Voltage (Note 2)
 −0.5V to +7.0V

 Input Current (Note 2)
 −30 mA to +5.0 mA

Input Current (Note 2) $\label{eq:continuous} \mbox{Voltage Applied to Output} \\ \mbox{in HIGH State (with $V_{CC}=0$V)}$

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5 V} \end{array}$

Current Applied to Output

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions	
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage			8.0	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH 10% V _{CI}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage 5% V _C	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW 10% V _{CI}	cc /cc		0.5	V	Min	I _{OL} = 20 mA	
	Voltage			0.5				
I _{IH}	Input HIGH			5.0	^	μΑ Мах	V _{IN} = 2.7V	
	Current			5.0 μΑ	μΛ			
I _{BVI}	Input HIGH Current			7.0	μА	Max	V _{IN} = 7.0V	
	Breakdown Test			7.0	μΛ	IVIAA		
I _{CEX}	Output HIGH			50	μА	Max	V _{OUT} = V _{CC}	
	Leakage Current			30	μΛ	IVIAX	4001 - 4CC	
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA	
	Test	4.75					All other pins grounded	
I _{OD}	Output Leakage		2	3.75	μА	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current			3.73			All other pins grounded	
I _{IL}	Input LOW Current			-0.6	mA	Max	V _{IN} = 0.5V	
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
I _{CCH}	Power Supply Current		2.8	4.2	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current		10.2	15.3	mA	Max	$V_O = LOW$	

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_1 = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_1 = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0$ V $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	ns	
t _{PHL}	A_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	115	



3



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) 0.014-0.023 TYP (7.112) MIN 0.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$

N144 (REV.E)

www.fairchildsemi.com

www.fairchildsemi.com