SEMICONDUCTOR

# 74AC157 • 74ACT157 Quad 2-Input Multiplexer

#### **General Description**

The AC/ACT157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The AC/ACT157 can also be used as a function generator. November 1988 Revised November 1999

### Features


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Outputs source/sink 24 mA
- ACT157 has TTL-compatible inputs

# **Ordering Code:**


Order Number	Package Number	Package Description				
74AC157SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body				
74AC157SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74AC157MTC	MTC16	16 -Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74AC157PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
74ACT157SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body				
74ACT157SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74ACT157MTC	MTC16	16 -Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74ACT157PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Symbols



### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
I <sub>0a</sub> –I <sub>0d</sub>	Source 0 Data Inputs
I <sub>1a</sub> –I <sub>1d</sub>	Source 1 Data Inputs
Ē	Enable Input
S	Select Input
Z <sub>a</sub> –Z <sub>d</sub>	Outputs

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS009929

#### **Functional Description**

The AC/ACT157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input  $(\overline{E})$  is active-LOW. When  $\overline{E}$  is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The AC/ACT157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$Z_a = \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S})$
$Z_{b} = \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$
$Z_{c} = \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S})$
$Z_{d} = \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$


A common use of the AC/ACT157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The AC/ACT157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.



	Outputs			
E	s	I <sub>0</sub>	I <sub>1</sub>	Z
Н	Х	Х	Х	L
L	н	Х	L	L
L	н	Х	н	н
L	L	L	Х	L
L	L	н	Х	н

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial



Absolute Maximum Ratings(Note 1)		Recommended Operating			
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	Conditions			
DC Input Diode Current (IIK)		Supply Voltage (V <sub>CC</sub> )			
$V_{I} = -0.5V$	–20 mA	AC	2.0V to 6.0V		
$V_I = V_{CC} + 0.5V$	+20 mA	ACT	4.5V to 5.5V		
DC Input Voltage (VI)	$-0.5 V$ to $V_{CC} + 0.5 V$	Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>		
DC Output Diode Current (I <sub>OK</sub> )		Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>		
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T <sub>A</sub> )	-40°C to +85°C		
$V_O = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate (ΔV/Δt)			
DC Output Voltage (V <sub>O</sub> )	$-0.5 V$ to $V_{CC} + 0.5 V$	AC Devices			
DC Output Source		$V_{IN}$ from 30% to 70% of $V_{CC}$			
or Sink Current (I <sub>O</sub> )	±50 mA	V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	125 mV/ns		
DC V <sub>CC</sub> or Ground Current		Minimum Input Edge Rate (ΔV/Δt)			
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA	ACT Devices			
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	V <sub>IN</sub> from 0.8V to 2.0V			
Junction Temperature (T <sub>J</sub> )		V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns		
PDIP	140°C	Note 1: Absolute maximum ratings are those value to the device may occur. The databook specifica out exception, to ensure that the system design supply, temperature, and output/input loading va	tions should be met, with- is reliable over its power riables. Fairchild does not		

recommend operation of FACT™ circuits outside databook specifications.

# DC Electrical Characteristics for AC

0	Parameter	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Osmalitisma		
Symbol	Parameter	(V)	Typ Gu		aranteed Limits	Units	Conditions	
VIH	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$	
		5.5	2.75	3.85	3.85			
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$	
		5.5	2.75	1.65	1.65			
/ <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note :	
/ <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
IN Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$	
	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
онр	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
CC	Maximum Quiescent						$V_{IN} = V_{CC}$	
Note 4)	Supply Current	5.5	5.5 4.0 40.0		μA	or GND		

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

www.fairchildsemi.com

74AC157 • 74ACT157

 $I_{IN}$ 

#### **DC Characteristics for ACT** $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $v_{cc}$ Symbol Parameter Units (V) **Guaranteed Limits** Тур $V_{\text{IH}}$ Minimum HIGH Level 4.5 1.5 2.0 2.0 V Input Voltage 5.5 1.5 2.0 2.0 $V_{\text{IL}}$ Maximum LOW Level 4.5 1.5 0.8 0.8 V Input Voltage 5.5 1.5 0.8 0.8 Minimum HIGH Level 4.5 4.49 4.4 $V_{OH}$ 4.4 V Output Voltage 5.5 5.49 5.4 5.4 4.5 3.86 3.76 V 5.5 4.86 4.76 $V_{OL}$ Maximum LOW Level 4.5 0.001 0.1 0.1 V Output Voltage 5.5 0.001 0.1 0.1

Conditions

 $V_{OUT} = 0.1V$ 

or  $V_{CC} - 0.1 V$ 

 $V_{OUT} = 0.1V$ 

or  $V_{CC}-0.1 V$ 

 $I_{OUT}=-50~\mu A$ 

 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 

 $I_{OH} = -24 \text{ mA}$ 

 $I_{OUT}=50~\mu A$ 

 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 

 $V_I = V_{CC}$ , GND

 $V_I = V_{CC} - 2.1 V$ 

 $V_{OLD} = 1.65V \text{ Max}$ 

V<sub>OHD</sub> = 3.85V Min

 $V_{IN} = V_{CC}$ 

or GND

 $I_{OL} = 24 \text{ mA}$ 

V

μΑ

mΑ

mΑ

mΑ

μΑ

0.44

0.44

±1.0

0.36

0.36

±0.1

 $I_{OH} = -24 \text{ mA} \text{ (Note 5)}$ 

I<sub>OL</sub> = 24 mA (Note 5)

ICCT Maximum 5.5 0.6 1.5 I<sub>CC</sub>/Input 75 Minimum Dynamic 5.5  $\mathsf{I}_{\mathsf{OLD}}$ 5.5 -75 I<sub>OHD</sub> Output Current (Note 6) Maximum Quiescent I<sub>CC</sub> 5.5 4.0 40.0 Supply Current

4.5

5.5

5.5

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Maximum Input

Leakage Current

## **AC Electrical Characteristics for AC**

		V <sub>CC</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C		
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$			$C_L = 50 \ pF$		Units	
		(Note 7)	Min	Тур	Max	Min	Max		
<sup>I</sup> PLH	Propagation Delay	3.3	1.5	7.0	11.5	1.5	13.0	ns	
	S to Z <sub>n</sub>	5.0	1.5	5.5	9.0	1.5	10.0	115	
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	6.5	11.0	1.5	12.0	ns	
	S to Z <sub>n</sub>	5.0	1.5	5.0	8.5	1.0	9.5	115	
<sup>I</sup> PLH	Propagation Delay	3.3	1.5	7.0	11.5	1.5	13.0		
	E to Z <sub>n</sub>	5.0	1.5	5.5	9.0	1.5	10.0	ns	
PHL	Propagation Delay	3.3	1.5	6.5	11.0	1.5	12.0		
	E to Z <sub>n</sub>	5.0	1.5	5.5	9.0	1.0	9.5	ns	
PLH	Propagation Delay	3.3	1.5	5.0	8.5	1.0	9.0	ns	
	I <sub>n</sub> to Z <sub>n</sub>	5.0	1.5	4.0	6.5	1.0	7.0	ns	
PHL	Propagation Delay	3.3	1.5	5.0	8.0	1.0	9.0	ns	
	I <sub>n</sub> to Z <sub>n</sub>	5.0	1.5	4.0	6.5	1.0	7.0	115	

Note 7: Voltage Range 3.3 is  $3.3V\pm0.3V$ 

Voltage Range 5.0 is 5.0V  $\pm\,0.5V$ 


		V <sub>cc</sub>	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter	(V)						
		(Note 8)	Min	Тур	Max	Min	Max	l
t <sub>PLH</sub>	Propagation Delay S to Z <sub>n</sub>	5.0	2.0	5.5	9.0	1.5	10.0	ns
t <sub>PHL</sub>	Propagation Delay S to Z <sub>n</sub>	5.0	2.0	5.5	9.5	2.0	10.5	ns
t <sub>PLH</sub>	Propagation Delay $\overline{E}$ to $Z_n$	5.0	1.5	6.0	10.0	1.5	11.5	ns
t <sub>PHL</sub>	Propagation Delay $\overline{E}$ to $Z_n$	5.0	1.5	5.0	8.5	1.0	9.0	ns
t <sub>PLH</sub>	Propagation Delay $I_n$ to $Z_n$	5.0	1.5	4.0	7.0	1.0	8.5	ns
t <sub>PHL</sub>	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	5.0	1.5	4.5	7.5	1.0	8.5	ns

Note 8: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 


# Capacitance

Symbol	Parameter	Тур	Units	Conditions	
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN	
C <sub>PD</sub>	Power Dissipation Capacitance	50.0	pF	V <sub>CC</sub> = 5.0V	

74AC157 • 74ACT157




6



www.fairchildsemi.com

7



8

