| EAIRCHILD |
| :--- |
| SEMICONDUCTORTN |
| 74AC157• • 74ACT157 |
| Quad 2-Input Multiplexer |

## General Description

The AC/ACT157 is a high-speed quad 2 -input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The AC/ACT157 can also be used as a function generator.

## Features

- $I_{C C}$ and $I_{O Z}$ reduced by $50 \%$

■ Outputs source/sink 24 mA

- ACT157 has TTL-compatible inputs


## Functional Description

The AC/ACT157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input ( E ) is activeLOW. When $\bar{E}$ is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The AC/ACT157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{E}} \cdot\left(\mathrm{I}_{\mathrm{a}} \cdot \mathrm{~S}+\mathrm{I}_{0 \mathrm{a}} \cdot \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{E}} \cdot\left(\mathrm{I}_{1 \mathrm{~b}} \cdot \mathrm{~S}+\mathrm{I}_{\mathrm{Ob}} \cdot \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{c}}=\overline{\mathrm{E}} \cdot\left(\mathrm{I}_{1 \mathrm{c}} \cdot \mathrm{~S}+\mathrm{I}_{0 \mathrm{c}} \cdot \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{d}}=\overline{\mathrm{E}} \cdot\left(\mathrm{I}_{1 \mathrm{~d}} \cdot \mathrm{~S}+\mathrm{I}_{0 \mathrm{~d}} \cdot \overline{\mathrm{~S}}\right)
\end{aligned}
$$

Truth Table

| Inputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{E}}$ | $\mathbf{S}$ | $\mathbf{I}_{\mathbf{0}}$ | $\mathrm{I}_{\mathbf{1}}$ | Outputs |
| H | X | X | X | L |
| L | H | X | L | L |
| L | H | X | H | H |
| L | L | L | X | L |
| L | L | H | X | H |

H $=$ HIGH Voltage Level
X = Immaterial

A common use of the AC/ACT157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The AC/ACT157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.
Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

| Absolute Maximum Ratings(Note 1) |  | Recommended Operating |
| :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | -0.5 V to +7.0 V | Conditions |
| DC Input Diode Current ( $\mathrm{I}_{\mathrm{K}}$ ) |  | Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |
| $V_{1}=-0.5 \mathrm{~V}$ | -20 mA | AC 2.0 V to 6.0 V |
| $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{C C}+0.5 \mathrm{~V}$ | +20 mA | ACT 4.5 V to 5.5 V |
| DC Input Voltage ( $\mathrm{V}_{\mathrm{l}}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | Input Voltage ( $\mathrm{V}_{\mathrm{l}}$ ) $\mathrm{V}^{\text {a }}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| DC Output Diode Current ( $\mathrm{I}_{\mathrm{OK}}$ ) |  | Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) OV to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V}$ | -20 mA | Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | +20 mA | Minimum Input Edge Rate ( $\Delta \mathrm{V} / \Delta \mathrm{t}$ ) |
| DC Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | AC Devices |
| DC Output Source |  | $\mathrm{V}_{\text {IN }}$ from $30 \%$ to $70 \%$ of $\mathrm{V}_{\text {CC }}$ |
| or Sink Current ( $\mathrm{l}_{0}$ ) | $\pm 50 \mathrm{~mA}$ | VCC @ 3.3V, 4.5V, 5.5V $\quad 125 \mathrm{mV} / \mathrm{ns}$ |
| DC V ${ }_{\text {CC }}$ or Ground Current per Output Pin ( $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ ) | $\pm 50 \mathrm{~mA}$ | Minimum Input Edge Rate ( $\Delta \mathrm{V} / \Delta \mathrm{t}$ ) ACT Devices |
| Storage Temperature ( $\mathrm{T}_{\text {STG }}$ ) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {IN }}$ from 0.8 V to 2.0 V |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) |  | $\mathrm{V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ |
| PDIP | $140^{\circ} \mathrm{C}$ | Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT ${ }^{\text {MM }}$ circuits outside databook specifications. |

DC Electrical Characteristics for AC

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH Level Input Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 2.25 \\ 2.75 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \\ \hline \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Maximum LOW Level Input Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 2.25 \\ 2.75 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HIGH Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 2.99 \\ & 4.49 \\ & 5.49 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & \hline 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | V | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 2.56 \\ & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \text { (Note 2) } \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Maximum LOW Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.002 \\ & 0.001 \\ & 0.001 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | V | $\mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \text { (Note 2) } \end{aligned}$ |
| $I_{\text {IN }}$ <br> (Note 4) | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}, \mathrm{GND}$ |
| Iold | Minimum Dynamic Output Current (Note 3) | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| $\mathrm{I}_{\text {OHD }}$ |  | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| $I_{C C}$ (Note 4) | Maximum Quiescent Supply Current | 5.5 |  | 4.0 | 40.0 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \\ & \text { or GND } \end{aligned}$ |
| Note 2: All outputs loaded; thresholds on input associated with output under test. <br> Note 3: Maximum test duration 2.0 ms , one output loaded at a time. <br> Note 4: $\mathrm{I}_{\mathrm{N}}$ and $\mathrm{I}_{\mathrm{CC}} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit $@ 5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. |  |  |  |  |  |  |  |



## AC Electrical Characteristics for ACT

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) <br> (Note 8) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $t_{\text {PLH }}$ | Propagation Delay $S$ to $Z_{n}$ | 5.0 | 2.0 | 5.5 | 9.0 | 1.5 | 10.0 | ns |
| $t_{\text {PHL }}$ | Propagation Delay S to $Z_{n}$ | 5.0 | 2.0 | 5.5 | 9.5 | 2.0 | 10.5 | ns |
| $t_{\text {PLH }}$ | Propagation Delay $\overline{\mathrm{E}}$ to $\mathrm{Z}_{\mathrm{n}}$ | 5.0 | 1.5 | 6.0 | 10.0 | 1.5 | 11.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $\overline{\mathrm{E}}$ to $\mathrm{Z}_{\mathrm{n}}$ | 5.0 | 1.5 | 5.0 | 8.5 | 1.0 | 9.0 | ns |
| $t_{\text {PLH }}$ | Propagation Delay $I_{n}$ to $Z_{n}$ | 5.0 | 1.5 | 4.0 | 7.0 | 1.0 | 8.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $I_{n} \text { to } Z_{n}$ | 5.0 | 1.5 | 4.5 | 7.5 | 1.0 | 8.5 | ns |

## Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
| :--- | :--- | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=$ OPEN |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 50.0 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
