Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

FAIRCHILD

SEMICONDUCTOR

DM74ALS74A

The DM74ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and \overline{Q} outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

September 1986

Revised February 2000


- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over LS74 at approximately half the power

Ordering Code:

Order Number	Package Number	Package Description	
DM74ALS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow	-
DM74ALS74ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	
DM74ALS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	-

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Inputs				Outputs		
PR	CLR	CLK	D	Q	Q	
L	Н	Х	Х	Н	L	
н	L	Х	Х	L	н	
L	L	Х	Х	H (Note 1)	H (Note 1)	
Н	н	\uparrow	н	н	L	
н	н	\uparrow	L	L	н	
н	Н	L	Х	Q ₀		

L = LOW State

H = HIGH State X = Don't Care


↑ = Positive Edge Transition

Q₀ = Previous Condition of Q

Note 1: This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (HIGH) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

© 2000 Fairchild Semiconductor Corporation DS006109

www.fairchildsemi.com



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Typical θ _{JA}	
N Package	87.0°C/W
M Package	117.0°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Pa	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	V
VIH	HIGH Level Input Voltage	9	2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Curre	ent			-0.4	mA
I _{OL}	LOW Level Output Current				8	mA
f _{CLK}	Clock Frequency		0		34	MHz
t _{W(CLK)}	Width of Clock Pulse	HIGH	14.5			ns
		LOW	14.5			ns
t _W	Pulse Width Preset & Clear	LOW	14.5			ns
t _{SU}	Data Setup Time	Data	15↑ (Note 3)			
		PRE or CLR Inactive	10 [↑] (Note 3)			ns
t _H	Data Hold Time		0↑ (Note 3)			ns
T _A	Free Air Operating Temperature		0		70	°C

Note 3: The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

DM74ALS74A

www.fairchildsemi.com

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18$	mA			-1.5	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} – 2			V
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V$ $V_{CC} = 4.5V$ $V_{IH} = 2V$	I _{OL} = 8 mA		0.35	0.5	V
	Input Current @	$V_{CC} = 5.5V,$	Clock, D			0.1	
	Max Input Voltage	$V_{IH} = 7V$	Preset, Clear			0.2	mA
I _{IH} HI	HIGH Level	$V_{CC} = 5.5V,$	Clock, D			20	A
	Input Current	$V_{IH} = 2.7V$	Preset, Clear			40	μA
1	LOW Level	$V_{CC} = 5.5V,$	Clock, D			-0.2	mA
	Input Current	$V_{IL} = 0.4V$	Preset, Clear (Note 5)			-0.4	mA
l _o	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{CC}	Supply Current	V _{CC} = 5.5V (Note 4)			2.4	4	mA


Note 5: I_{IL} PRE and CLR pins not guaranteed to meet specifications with both PRE and CLR LOW.


Switching Characteristics

over recommended operating free air temperature range

Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	$V_{CC} = 4.5V$ to 5.5V			34		MHz
t _{PLH}	$R_L = 500\Omega$	Preset or Clear	Q or Q	3	13	ns
t _{PHL}	$C_L = 50 \text{ pF}$	Treset of Olean	a la	5	15	ns
t _{PLH}		Clock	Q or Q	5	16	ns
t _{PHL}		Oldek	a la	5	18	ns

www.fairchildsemi.com





www.fairchildsemi.com

6

