## LM3670

Miniature Step-Down DC-DC Converter for Ultra Low Voltage Circuits

## General Description

The LM3670 step-down DC-DC converter is optimized for powering ultra-low voltage circuits from a single Li-lon cell or 3 cell $\mathrm{NiMH} / \mathrm{NiCd}$ batteries. It provides up to 350 mA load current, over an input voltage range from 2.5 V to 5.5 V . There are several different fixed voltage output options available as well as an adjustable output voltage version (see ordering information).
The device offers superior features and performance for mobile phones and similar portable applications with complex power management systems. Automatic intelligent switching between PWM low-noise and PFM low-current mode offers improved system control. During full-power operation, a fixed-frequency 1 MHz (typ). PWM mode drives loads from $\sim 70 \mathrm{~mA}$ to 350 mA max, with up to $95 \%$ efficiency. Hysteretic PFM mode extends the battery life through reduction of the quiescent current to $15 \mu \mathrm{~A}$ (typ) during light current loads and system standby. Internal synchronous rectification provides high efficiency ( 90 to $95 \%$ typ. at loads between 1 mA and 100 mA ). In shutdown mode (Enable pin pulled low) the device turns off and reduces battery consumption to $0.1 \mu \mathrm{~A}$ (typ.).
The LM3670 is available in a SOT23-5 package. A high switching frequency - 1 MHz (typ) - allows use of tiny surface-mount components. Only three external surfacemount components, an inductor and two ceramic capacitors, are required.

## Features

- $\mathrm{V}_{\text {Out }}=$ Adj ( 0.7 V min ), 1.2, 1.5, 1.6, 1.8, 1.875, 2.5, 3.3 V
- $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$
- $15 \mu \mathrm{~A}$ typical quiescent current
- 350 mA maximum load capability
- 1 MHz PWM fixed switching frequency (typ.)
- Automatic PFM/PWM mode switching
- Available in fixed output voltages as well as an adjustable version
- SOT23-5 package
- Low drop out operation - 100\% duty cycle mode
- Internal synchronous rectification for high efficiency
- Internal soft start
- $0.1 \mu \mathrm{~A}$ typical shutdown current
- Operates from a single Li-lon cell or 3 cell NiMH/NiCd batteries
- Only three tiny surface-mount external components required (one inductor, two ceramic capacitors)
- Current overload protection


## Applications

- Mobile phones
- HandHeld
- PDAs
- Palm-top PCs
- Portable Instruments
- Battery Powered Devices


## Typical Application



FIGURE 1. Fixed Output Voltage - Typical Application Circuit


FIGURE 2. Adjustable Output Voltage - Typical Application Circuit

## Connection Diagram and Package Mark Information

## SOT23-5 Package <br> NS Package Number MF05A



Note: The actual physical placement of the package marking will vary from part to part.
FIGURE 3. Top View

## Pin Descriptions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\text {IN }}$ | Power supply input. Connect to the input filter capacitor (Figure 1). |
| 2 | GND | Ground pin. |
| 3 | EN | Enable input. |
| 4 | FB | Feedback analog input. Connect to the output filter capacitor (Figure 1). |
| 5 | SW | Switching node connection to the internal PFET switch and NFET synchronous <br> rectifier. Connect to an inductor with a saturation current rating that exceeds the <br> 750 mA max. Switch Peak Current Limit specification. |

## Ordering Information

| Voltage Option <br> (V) | Order Number (Level 95) | SPEC | Package Marking | Supplied As (\#/reel) |
| :---: | :---: | :---: | :---: | :---: |
| 3.3 | LM3670MF-3.3 | NOPB | SDEB | 1000 |
|  | LM3670MFX-3.3 | NOPB |  | 3000 |
|  | LM3670MF-3.3 |  |  | 1000 |
|  | LM3670MFX-3.3 |  |  | 3000 |
| 2.5 | LM3670MF-2.5 | NOPB | SDDB | 1000 |
|  | LM3670MFX-2.5 | NOPB |  | 3000 |
|  | LM3670MF-2.5 |  |  | 1000 |
|  | LM3670MFX-2.5 |  |  | 3000 |
| 1.875 | LM3670MF-1.875 | NOPB | SEFB | 1000 |
|  | LM3670MFX-1.875 | NOPB |  | 3000 |
|  | LM3670MF-1.875 |  |  | 1000 |
|  | LM3670MFX-1.875 |  |  | 3000 |
| 1.8 | LM3670MF-1.8 | NOPB | SDCB | 1000 |
|  | LM3670MFX-1.8 | NOPB |  | 3000 |
|  | LM3670MF-1.8 |  |  | 1000 |
|  | LM3670MFX-1.8 |  |  | 3000 |
| 1.6 | LM3670MF-1.6 | NOPB | SDBB | 1000 |
|  | LM3670MFX-1.6 | NOPB |  | 3000 |
|  | LM3670MF-1.6 |  |  | 1000 |
|  | LM3670MFX-1.6 |  |  | 3000 |
| 1.5 | LM3670MF-1.5 | NOPB | S82B | 1000 |
|  | LM3670MFX-1.5 | NOPB |  | 3000 |
|  | LM3670MF-1.5 |  |  | 1000 |
|  | LM3670MFX-1.5 |  |  | 3000 |
| 1.2 | LM3670MF-1.2 | NOPB | SCZB | 1000 |
|  | LM3670MFX-1.2 | NOPB |  | 3000 |
|  | LM3670MF-1.2 |  |  | 1000 |
|  | LM3670MFX-1.2 |  |  | 3000 |
| Adjustable | LM3670MF-ADJ | NOPB | SDFB | 1000 |
|  | LM3670MFX-ADJ | NOPB |  | 3000 |
|  | LM3670MF-ADJ |  |  | 1000 |
|  | LM3670MFX-ADJ |  |  | 3000 |

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
$\mathrm{V}_{\text {IN }}$ Pin: Voltage to GND
EN Pin: Voltage to GND
FB, SW Pin:

Junction Temperature ( $\mathrm{T}_{\mathrm{J} \text {-max }}$ )
Storage Temperature Range
Maximum Lead Temperature
(Soldering, 10 sec .)
-0.2 V to 6.0 V
-0.2 V to 6.0 V
(GND-0.2V) to
$\left(\mathrm{V}_{\mathrm{IN}}+0.2 \mathrm{~V}\right)$
$-45^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-45^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$

ESD Rating (Note 3) Human Body Model:
VIN, SW, FB, EN, GND
2.0kV

Machine Model:

## Operating Ratings (Notes 1, 2)

| Input Voltage Range | 2.5 V to 5.5 V |
| :--- | ---: |
| Recommended Load Current | 0 A to 350 mA |
| Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## Thermal Properties

```
Junction-to-Ambient
Thermal Resistance ( \(\theta_{\mathrm{JA}}\) )
(SOT23-5)
```

$250^{\circ} \mathrm{C} / \mathrm{W}$

Electrical Characteristics Limits in standard typeface are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$. Limits in boldface type apply over the full operating junction temperature range $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}\right)$. Unless otherwise noted $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OuT }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=$ $150 \mathrm{~mA}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | (Note 5) | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | Fixed Output Voltage: 1.2V | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | -2.0 |  | +4.0 | \% |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 150 \mathrm{~mA} \\ & \hline \end{aligned}$ | -4.5 |  | +4.0 |  |
|  | Fixed Output Voltage: 1.5V | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | -2.5 |  | +4.0 | \% |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 350 \mathrm{~mA} \end{aligned}$ | -5.0 |  | +4.0 |  |
|  | Fixed Output Voltage: 1.6V,1.875V | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | -2.5 |  | +4.0 | \% |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 350 \mathrm{~mA} \end{aligned}$ | -5.5 |  | +4.0 |  |
|  | Fixed Output Voltage: 1.8V | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \\ & \hline \end{aligned}$ | -1.5 |  | +3.0 | \% |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 350 \mathrm{~mA} \end{aligned}$ | -4.5 |  | +3.0 |  |
|  | Fixed Output Voltage: 2.5V,$3.3 \mathrm{~V}$ | $\begin{aligned} & 3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | -2.0 |  | +4.0 | \% |
|  |  | $\begin{aligned} & 3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 350 \mathrm{~mA} \end{aligned}$ | -6.0 |  | +4.0 |  |
|  | Adjustable Output Voltage (Note 4) | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \\ & \hline \end{aligned}$ | -2.5 |  | +4.5 | \% |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 150 \mathrm{~mA} \end{aligned}$ | -4.0 |  | +4.5 |  |
| Line_reg | Line Regulation | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ |  | 0.26 |  | \%/V |
| Load_reg | Load Regulation | $150 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 350 \mathrm{~mA}$ |  | 0.0014 |  | \%/mA |
| $\mathrm{V}_{\text {REF }}$ | Internal Reference Voltage |  |  | 0.5 |  | V |
| $\mathrm{I}_{\text {Q_SHDN }}$ | Shutdown Supply Current | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |

Electrical Characteristics Limits in standard typeface are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$. Limits in boldface type apply over the full operating junction temperature range $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C}\right)$. Unless otherwise noted $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=$ $150 \mathrm{~mA}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}$ (Continued)

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{Q}}$ | DC Bias Current into $\mathrm{V}_{\text {IN }}$ | No load, device is not switching ( $\mathrm{V}_{\text {out }}$ forced higher than programmed output voltage) |  | 15 | 30 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {UVLO }}$ | Minimum $\mathrm{V}_{\text {IN }}$ below which $\mathrm{V}_{\text {OUT }}$ will be disabled |  |  | 2.4 |  | V |
| $\mathrm{R}_{\text {DSON (P) }}$ | Pin-Pin Resistance for PFET | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ |  | 360 | 690 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DSON ( } \mathrm{N})}$ | Pin-Pin Resistance for NFET | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ |  | 250 | 660 | $\mathrm{m} \Omega$ |
| $\mathrm{l}_{\text {LKG (P) }}$ | P Channel Leakage Current | $\mathrm{V}_{\mathrm{DS}}=5.5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LKG ( } \mathrm{N})}$ | N Channel Leakage Current | $\mathrm{V}_{\mathrm{DS}}=5.5 \mathrm{~V}$ |  | 0.1 | 1.5 | $\mu \mathrm{A}$ |
| I ${ }_{\text {LIM }}$ | Switch Peak Current Limit |  | 400 | 620 | 750 | mA |
| $\eta$ | $\begin{aligned} & \text { Efficiency } \\ & \left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}\right) \end{aligned}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ |  | 91 |  | \% |
|  |  | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  | 94 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 94 |  |  |
|  |  | $\mathrm{l}_{\text {LOAD }}=200 \mathrm{~mA}$ |  | 94 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=300 \mathrm{~mA}$ |  | 92 |  |  |
|  |  | $\mathrm{l}_{\text {LOAD }}=350 \mathrm{~mA}$ |  | 90 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic High Input |  | 1.3 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic Low Input |  |  |  | 0.4 | V |
| $\mathrm{I}_{\text {EN }}$ | Enable (EN) Input Current |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Fosc | Internal Oscillator Frequency | PWM Mode | 550 | 1000 | 1300 | kHz |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
Note 2: All voltages are with respect to the potential at the GND pin.
Note 3: The Human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7
Note 4: Output voltage specification for the adjustable version includes tolerance of the external resistor divider.
Note 5: The input voltage range recommended for the specified output voltages are given below:
$\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V for $0.7 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }}<1.875 \mathrm{~V}$
$\mathrm{V}_{\text {IN }}=\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DROP OUT }}\right)$ to 5.5 V for $1.875 \leq \mathrm{V}_{\text {OUT }} \leq 3.3 \mathrm{~V}$
Where $V_{\text {DROP OUT }}=$ LLOAD $^{*}\left(\right.$ R $\left._{\text {DSON (P) }}+\mathrm{R}_{\text {INDUCTOR }}\right)$


FIGURE 4. Simplified Functional Diagram

Typical Performance Characteristics (unless otherwise stated: $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}$ )
$\mathrm{I}_{\mathrm{Q}}$ (Non-switching) vs. $\mathrm{V}_{\mathrm{IN}}$


20075804


20075806

Efficiency vs. Iout


20075808
$I_{Q}$ vs. Temp



20075807
Efficiency vs. $\mathrm{V}_{\mathrm{IN}}$


Typical Performance Characteristics (unless otherwise stated: $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}$ ) (Continued)


20075810

Line Transient
$\left(\mathrm{V}_{\mathrm{IN}}=2.6 \mathrm{~V}\right.$ to $\mathbf{3 . 6 V}$, $\left.\mathrm{I}_{\text {LOAD }}=\mathbf{1 0 0} \mathbf{~ m A}\right)$


TIME ( $200 \mu \mathrm{~s} / \mathrm{DIV}$ )
20075812



Line Transient
$\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}\right.$ to $\left.4.6 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}\right)$



Typical Performance Characteristics (unless otherwise stated: $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}$ ) (Continued)


PFM Mode


TIME ( $2 \mu \mathrm{~s} / \mathrm{DIV}$ )


PWM Mode


TIME ( $1 \mu \mathrm{~s} / \mathrm{DIV}$ )
20075823


20075824

## Operation Description

## DEVICE INFORMATION

The LM3670, a high efficiency step down DC-DC switching buck converter, delivers a constant voltage from either a single Li-lon or three cell NiMH/NiCd battery to portable devices such as cell phones and PDAs. Using a voltage mode architecture with synchronous rectification, the LM3670 has the ability to deliver up to 350 mA depending on the input voltage and output voltage (voltage head room), and the inductor chosen (maximum current capability).
There are three modes of operation depending on the current required - PWM (Pulse Width Modulation), PFM (Pulse Frequency Modulation), and shutdown. PWM mode handles current loads of approximately 70 mA or higher. Lighter output current loads cause the device to automatically switch into PFM for reduced current consumption ( $\mathrm{I}_{\mathrm{Q}}=15 \mu \mathrm{~A}$ typ) and a longer battery life. Shutdown mode turns off the device, offering the lowest current consumption ( $\mathrm{I}_{\text {shutdown }}=0.1 \mu \mathrm{~A}$ typ).
The LM3670 can operate up to a $100 \%$ duty cycle (PMOS switch always on) for low drop out control of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage.
Additional features include soft-start, under voltage lock out, current overload protection, and thermal overload protection. As shown in Figure 1, only three external power components are required for implementation.

## CIRCUIT OPERATION

The LM3670 operates as follows. During the first portion of each switching cycle, the control block in the LM3670 turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of

$$
\frac{V_{\text {IN }}-V_{\text {OUT }}}{L}
$$

by storing energy in a magnetic field. During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of

$$
\frac{-V_{\text {OUT }}}{L}
$$

The output filter stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load.

## PWM OPERATION

During PWM operation the converter operates as a voltagemode controller with input voltage feed forward. This allows the converter to achieve excellent load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced.

## Internal Synchronous Rectification

While in PWM mode, the LM3670 uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

## Current Limiting

A current limit feature allows the LM3670 to protect itself and external components during overload conditions PWM mode implements cycle-by-cycle current limiting using an internal comparator that trips at 620 mA (typ).

## PFM OPERATION

At very light load, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

## Operation Description

(Continued)
The part automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:
A. The inductor current becomes discontinuous
B. The peak PMOS switch current drops below the $I_{\text {MODE }}$ level:

$$
\mathrm{I}_{\text {MODE }}<26 \mathrm{~mA}+\frac{\mathrm{V}_{\mathrm{IN}}}{50 \Omega} \text { (typ) }
$$

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage in PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparator senses the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between $0.8 \%$ and $1.6 \%$ (typ) above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage exceeds the 'high' PFM threshold or the peak current exceeds the I PFM level set for PFM mode. The peak current in PFM mode is:

$$
\mathrm{I}_{\text {PFM Peak }}=117 \mathrm{~mA}+\frac{\mathrm{V}_{\mathrm{IN}}}{64 \Omega} \text { (typ) }
$$

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see Figure 5), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is less than $30 \mu \mathrm{~A}$, which allows the part to achieve high efficiencies under extremely light load conditions. When the output drops below the 'low' PFM threshold, the cycle repeats to restore the output voltage to $\sim 1.6 \%$ above the nominal PWM output voltage.
If the load current should increase during PFM mode (see Figure 5) causing the output voltage to fall below the 'low2' PFM threshold, the part automatically transitions into fixedfrequency PWM mode.


FIGURE 5. Operation in PFM Mode and Transition to PWM Mode

## Soft-Start

The LM3670 has a soft-start circuit that limits in-rush current during start-up. Typical start-up times with a $10 \mu \mathrm{~F}$ output capacitor and 350 mA load is $400 \mu \mathrm{~s}$ :

| Inrush Current (mA) | Duration ( $\boldsymbol{\mu} \mathbf{S e c}$ ) |
| :---: | :---: |
| 0 | 32 |
| 70 | 224 |
| 140 | 256 |


| Inrush Current (mA) | Duration ( $\mu \mathbf{~ S e c}$ ) |
| :---: | :---: |
| 280 | 256 |
| 620 | until soft start ends |

Note 6: The first $32 \mu \mathrm{~S}$ are to allow the bias currents to stabilize

## Operation Description

## LDO - Low Drop Out Operation

The LM3670 can operate at $100 \%$ duty cycle (no switching, PMOS switch is completely on) for low drop out support of the output voltage. In this way the output voltage is controlled down to the lowest possible input voltage.
The minimum input voltage needed to support the output voltage is

$$
V_{I N, M I N}=I_{\text {LOAD }} *\left(R_{\text {DSON,PFET }}+R_{\text {INDUCTOR }}\right)+V_{\text {OUT }}
$$

- I Load Load current
- $\mathrm{R}_{\text {Dson, }}$ Drain to source resistance of PFET switch PFET in the triode region
- $\mathrm{R}_{\text {Inductor }}$ Inductor resistance


## Application Information

## OUTPUT VOLTAGE SELECTION FOR ADJUSTABLE LM3670

The output voltage of the adjustable parts can be programmed through the resistor network connected from $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\mathrm{FB}}$ then to $G N D$. $\mathrm{V}_{\mathrm{OUT}}$ is adjusted to make $\mathrm{V}_{\mathrm{FB}}$ equal to 0.5 V . The resistor from $\mathrm{V}_{\mathrm{FB}}$ to GND (R2) should be at least $100 \mathrm{~K} \Omega$ to keep the current sunk through this network well below the $15 \mu \mathrm{~A}$ quiescent current level (PFM mode with no switching) but large enough that it is not susceptible to noise. If $R_{2}$ is $200 \mathrm{~K} \Omega$, and $V_{F B}$ is 0.5 V , then the current through the resistor feedback network is $2.5 \mu \mathrm{~A}\left(\mathrm{I}_{\mathrm{FB}}=0.5 \mathrm{~V} / \mathrm{R}_{2}\right)$. The output voltage formula is:

$$
V_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{FB}} *\left(\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}+1\right)
$$

- $\mathrm{V}_{\text {Out }}$ Output Voltage (V)
- $\mathrm{V}_{\mathrm{FB}}$ Feedback Voltage ( 0.5 V typ)
- $\mathrm{R}_{1}$ Resistor from $\mathrm{V}_{\mathrm{OUT}}$ to $\mathrm{V}_{\mathrm{FB}}(\Omega)$
- $\mathrm{R}_{2}$ Resistor from $\mathrm{V}_{\text {OUt }}$ to GND ( $\Omega$ )

For any output voltage greater than or equal to 0.7 V a frequency zero must be added at 10 kHz for stability. The formula is:

$$
\mathrm{C}_{1}=\frac{1}{2 * \pi * \mathrm{R}_{1} * 10 \mathrm{kHz}}
$$

For any output voltages below 0.7 and above or equal to 2.5 V , a pole must also be placed at 10 kHz as well. The lowest output voltage possible is 0.7 V . At low output voltages the duty cycle is very small and, as the input voltage increases, the duty cycle decreases even further. Since the duty cycle is so low any change due to noise is an appreciable percentage. In other words, it is susceptible to noise. Capacitors $C_{1}$ and $C_{2}$ act as noise filters rather than frequency poles and zeros. If the pole and zero are at the same frequency the formula is:

$$
\mathrm{C}_{2}=\frac{1}{2 * \pi * \mathrm{R}_{2} * 10 \mathrm{kHz}}
$$

A pole can also be used at higher output voltages. For example, in the table Table 3, there is an entry for 1.24 V with both a pole and zero at approximately 10 kHz for noise rejection.

## INDUCTOR SELECTION

There are two main considerations when choosing an inductor; the inductor current should not saturate, and the inductor current ripple is small enough to achieve the desired output voltage ripple.
There are two methods to choose the inductor current rating.

## Method 1:

The total current is the sum of the load and the inductor ripple current. This can be written as

$$
\begin{gathered}
I_{\text {MAX }}=I_{\text {LOAD }}+\frac{I_{\text {RIPPLE }}}{2} \\
V_{\text {OUT }}=I_{\text {LOAD }}+\left(\frac{V_{I N}-V_{\text {OUT }}}{2 * L}\right)\left(\frac{V_{\text {OUT }}}{V_{I N}}\right)\left(\frac{1}{f}\right)
\end{gathered}
$$

- I LOAD load current
- $\mathrm{V}_{\mathrm{IN}}$ input voltage
- Linductor
- f switching frequency
- I IRIPPLE peak-to-peak


## Method 2:

A more conservative approach is to choose an inductor that can handle the current limit of 700 mA .
Given a peak-to-peak current ripple (l $\mathrm{l}_{\mathrm{PP}}$ ) the inductor needs to be at least

$$
L>=\left(\frac{V_{\text {IN }}-V_{\text {OUT }}}{I_{\text {PP }}}\right) *\left(\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) *\left(\frac{1}{f}\right)
$$

A $10 \mu \mathrm{H}$ inductor with a saturation current rating of at least 800 mA is recommended for most applications. The inductor's resistance should be less than around $0.3 \Omega$ for good efficiency. Table 1 lists suggested inductors and suppliers. For low-cost applications, an unshielded bobbin inductor is suggested. For noise critical applications, a toroidal or shielded-bobbin inductor should be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise toroidal inductor, in the event that noise from low-cost bobbin models is unacceptable.

## INPUT CAPACITOR SELECTION

A ceramic input capacitor of $4.7 \mu \mathrm{~F}$ is sufficient for most applications. A larger value may be used for improved input voltage filtering. The input filter capacitor supplies current to the PFET switch of the LM3670 in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capcitor's low ESR provides the best

## Application Information (Continued)

noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with a surge current rating sufficient for the power-up surge from the input power source. The power-up surge current is approximately the capacitor's value ( $\mu \mathrm{F}$ ) times the voltage rise rate ( $\mathrm{V} / \mu \mathrm{s}$ ). The input current ripple can be calculated as:

$$
\mathrm{I}_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{OUTMAX}} * \sqrt{\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} *\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)}
$$

The worst case IRMS is:

$$
\mathrm{IRMS}=\frac{\mathrm{IRMS}}{2} \quad(\text { duty cycle }=50 \%)
$$

TABLE 1. Suggested Inductors and Their Suppliers

| Model | Vendor | Phone | FAX |
| :---: | :---: | :---: | :---: |
| IDC2512NB100M | Vishay | $408-727-2500$ | $408-330-4098$ |
| DO1608C-103 | Coilcraft | $847-639-6400$ | $847-639-1469$ |
| ELL6RH100M | Panasonic | $714-373-7366$ | $714-373-7323$ |
| CDRH5D18-100 | Sumida | $847-956-0666$ | $847-956-0702$ |

## OUTPUT CAPACITOR SELECTION

The output filter capacitor smoothes out current flow from the inductor to the load, maintaining a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.
The output ripple current can be calculated as:
Voltage peak-to-peak ripple due to capacitance =

$$
V_{P P-C}=\frac{I_{\mathrm{PP}}}{\mathrm{f}^{*} 8^{*} \mathrm{C}}
$$

Voltage peak-to-peak ripple due to ESR =

$$
V_{O U T}=V_{P P-E S R}=I_{P P} * R_{E S R}
$$

Voltage peak-to-peak ripple, root mean squared $=$

$$
V_{P P-R M S}=\sqrt{V_{P P-C}^{2}+V_{P P-E S R}^{2}}
$$

Note that the output ripple is dependent on the current ripple and the equivalent series resistance of the output capacitor ( $\mathrm{R}_{E S R}$ ).
Because these two components are out of phase the rms value is used. The $R_{E S R}$ is frequency dependent (as well as temperature dependent); make sure the frequency of the $R_{E S R}$ given is the same order of magnitude as the switching frequency.

TABLE 2. Suggested Capacitors and Their Suppliers

| Model | Type | Vendor | Phone | FAX |
| :---: | :---: | :---: | :---: | :---: |
| $10 \mu \mathrm{~F}$ for $\mathrm{C}_{\text {out }}$ |  |  |  |  |
| VJ1812V106MXJAT | Ceramic | Vishay | 408-727-2500 | 408-330-4098 |
| LMK432BJ106MM | Ceramic | Taiyo-Yuden | 847-925-0888 | 847-925-0899 |
| JMK325BJ106MM | Ceramic | Taiyo-Yuden | 847-925-0888 | 847-925-0899 |
| $4.7 \mu \mathrm{~F}$ for $\mathrm{C}_{\mathrm{IN}}$ |  |  |  |  |
| VJ1812V475MXJAT | Ceramic | Vishay | 408-727-2500 | 408-330-4098 |
| EMK325BJ475MN | Ceramic | Taiyo-Yuden | 847-925-0888 | 847-925-0899 |
| C3216X5R0J475M | Ceramic | TDK | 847-803-6100 | 847-803-6296 |

TABLE 3. Adjustable LM3670 Configurations for Various $V_{\text {Out }}$

| VOUT (V) | R1 (K $\Omega$ ) | R2 (K 2 ) | C1 (pF) | C2 (pF) | L ( $\mu \mathrm{H}$ ) | CIN ( $\mu \mathrm{F}$ ) | COUT ( $\mu \mathrm{F}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.7 | 80.6 | 200 | 200 | 150 | 4.7 | 4.7 | 10 |
| 0.8 | 120 | 200 | 130 | none | 4.7 | 4.7 | 10 |
| 0.9 | 160 | 200 | 100 | none | 4.7 | 4.7 | 10 |
| 1.0 | 200 | 200 | 82 | none | 4.7 | 4.7 | 10 |

Application Information
(Continued)
TABLE 3. Adjustable LM3670 Configurations for Various $\mathrm{V}_{\text {Out }}$ (Continued)

| VOUT (V) | $\mathbf{R 1}(\mathbf{K} \Omega)$ | $\mathbf{R 2}(\mathbf{K} \Omega)$ | $\mathbf{C} 1(\mathbf{p F})$ | $\mathbf{C 2}(\mathbf{p F})$ | $\mathbf{L}(\boldsymbol{\mu} \mathbf{H})$ | $\mathbf{C I N}(\boldsymbol{\mu F})$ | $\mathbf{C O U T}(\boldsymbol{\mu F})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.1 | 240 | 200 | 68 | none | 4.7 | 4.7 | 10 |
| 1.2 | 280 | 200 | 56 | none | 4.7 | 4.7 | 10 |
| 1.24 | 300 | 200 | 56 | none | 4.7 | 4.7 | 10 |
| 1.24 | 221 | 150 | 75 | 120 | 4.7 | 4.7 | 10 |
| 1.5 | 402 | 200 | 39 | none | 10 | 4.7 | 10 |
| 1.6 | 442 | 200 | 39 | none | 10 | 4.7 | 10 |
| 1.7 | 487 | 200 | 33 | none | 10 | 4.7 | 10 |
| 1.875 | 549 | 200 | 30 | none | 10 | 4.7 | 14.7 |
|  |  |  |  |  |  |  | Note: $(10.7$ |
| 2.5 | 806 | 200 | 22 | 82 | 10 | 4.7 | 22 |

## Application Information

(Continued)

## BOARD LAYOUT CONSIDERATIONS

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a

DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter IC, resulting in poor regulation or instability.


20075831
FIGURE 6. Board Layout Design Rules for the LM3670

Good layout for the LM3670 can be implemented by following a few simple design rules, as illustrated in .

1. Place the LM3670, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Place the capacitors and inductor within 0.2 in . ( 5 mm ) of the LM3670.
2. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor, through the LM3670 and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground, through the LM3670 by the inductor, to the output filter capacitor and then back through ground, forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
3. Connect the ground pins of the LM3670, and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Then, connect this to
the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the LM3670 by giving it a low-impedance ground connection.
4. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.
5. Route noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components. The voltage feedback trace must remain close to the LM3670 circuit and should be direct but should be routed opposite to noisy components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace.
6. Place noise sensitive circuitry, such as radio IF blocks, away from the DC-DC converter, CMOS digital blocks and other noisy circuitry. Interference with noisesensitive circuitry in the system can be reduced through distance.
In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board,

IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and power to it is post-regulated to reduce conducted noise, using lowdropout linear regulators.

Physical Dimensions inches (millimeters) unless otherwise noted


National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.
Leadfree products are RoHS compliant.


