# FAIRCHILD

SEMICONDUCTOR

# DM74ALS373 Octal D-Type 3-STATE Transparent Latch

### **General Description**

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74ALS373 are transparent Dtype latches. While the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

### Features

- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range

April 1984


Revised February 2000

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over DM74LS373 at approximately half the power
- 3-STATE buffer-type outputs drive bus lines directly

### **Ordering Code:**

Order Number	Package Number	Package Description		
DM74ALS373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide		
DM74ALS373SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
DM74ALS373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.		

# **Connection Diagram**




www.fairchildsemi.com

**DM74ALS373** 

# **Function Table**

Outpu	t Enable	D	Output	
Contro	ol G		Q	
L	Н	Н	Н	
L	н	L	L	
L	L	Х	Q <sub>0</sub>	
н	х	х	Z	

L = LOW State H = HIGH State X = Don't Care Z = High Impedance State  $Q_0$  = Previous Condition of Q



www.fairchildsemi.com

2

### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C
Typical θ <sub>JA</sub>	
N Package	57.0°C/W
M Package	76.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual during expertise. for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
/ <sub>cc</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>ОН</sub>	HIGH Level Output Current			-2.6	mA
I <sub>OL</sub>	LOW Level Output Current			24	mA
tw	Width of Enable Pulse, HIGH or LOW	10			ns
t <sub>SU</sub>	Data Setup Time (Note 2)	10↓			ns
<sup>t</sup> н	Data Hold Time (Note 2)	7↓			ns
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

Note 2: The ( $\downarrow$ ) arrow indicates the negative edge of the enable is used for reference.

#### **Electrical Characteristics**

#### All typical values are measured at $V_{CO} = 5V$ T<sub>A</sub> = 25°C


Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	$V_{CC} = 4.5V$	I <sub>OH</sub> = -2.6 mA	2.4	3.3		V
	Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$ $I_{OH} = -400 \ \mu\text{A}$		V <sub>CC</sub> – 2			V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V$	I <sub>OL</sub> = 24 mA		0.35	0.5	V
I <sub>I</sub>	Input Current at Maximum Input Voltage	$V_{CC} = 5.5V$ $V_{IH} = 7V$				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
IIL	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
l <sub>0</sub>	Output Drive Current	V <sub>CC</sub> = 5.5V V <sub>O</sub> = 2.25V		-30		-112	mA
оzн	OFF-State Output Current HIGH Level Voltage Applied	$V_{CC} = 5.5V$ $V_{O} = 2.7V$				20	μA
OZL	OFF-State Output Current LOW Level Voltage Applied	$V_{CC} = 5.5V$ $V_{O} = 0.4V$				-20	μA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		9	16	mA
		Outputs OPEN	Outputs LOW		16	25	mA
			Outputs Disabled		17	27	mA

**DM74ALS373** 

www.fairchildsemi.com

over recon	over recommended operating free air temperature range						
Symbol	Parameter	Conditions	From	То	Min	Max	U
t <sub>PLH</sub>	Propagation Delay Time	V <sub>CC</sub> = 4.5V to 5.5V	Data	Any Q	2	12	ns
	LOW-to-HIGH Level Output	$R_L = 500\Omega$					
t <sub>PHL</sub>	Propagation Delay Time	C <sub>L</sub> = 50 pF	Data	Any Q	4	16	ns
	HIGH-to-LOW Level Output						
t <sub>PLH</sub>	Propagation Delay Time	-	Enable	Any Q	6	22	ns
	LOW-to-HIGH Level Output						
t <sub>PHL</sub>	Propagation Delay Time		Enable	Any Q	7	23	ns
	HIGH-to-LOW Level Output		Enable	Any Q		23	
t <sub>PZH</sub>	Output Enable Time		Output	Any Q	6	18	
	to HIGH Level Output		Control	Any Q	0	10	
t <sub>PZL</sub>	Output Enable Time		Output	Any Q	5	20	
	to LOW Level Output		Control	Ally Q	5	20	
t <sub>PHZ</sub>	Output Disable Time		Output	Any Q	2	10	
	from HIGH Level Output		Control	Any Q	2	10	
t <sub>PLZ</sub>	Output Disable Time		Output	A	2	12	
	from LOW Level Output		Control	Any Q	2	12	

www.fairchildsemi.com



www.fairchildsemi.com

5

