

# 2K x 8 Reprogrammable Registered PROM

#### **Features**


- · Windowed for reprogrammability
- · CMOS for optimum speed/power
- High speed
  - 15-ns address set-up
  - 10-ns clock to output
- · Low power
  - 330 mW (commercial) for -25 ns
  - 660 mW (military)
- Programmable synchronous or asynchronous output enable
- · On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, 100% programmable
- · Slim, 300-mil, 24-pin plastic or hermetic DIP
- 5V  $\pm$ 10% V<sub>CC</sub>, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2001V static discharge

#### **Functional Description**

The CY7C245A is a high-performance, 2K x 8, electrically programmable, read-only memory packaged in a slim 300-mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C245A replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5V for the supervoltage, and low current requirements allow gang programming. The EPROM cells allow each memory location to be tested 100%, because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C245A has an asynchronous initialize function (INIT). This function acts as a 2049th 8-bit word loaded into the on-chip register. It is user programmable with any desired word, or may be used as a PRESET or CLEAR function on the outputs. INIT is triggered by a low level, not an edge.



#### **Selection Guide**

		7C245A-15	7C245A-18	7C245A-25	7C245A-35	Unit
Minimum Address Set-up Time	15	18	25	35	ns	
Maximum Clock to Output	10	12	12	15	ns	
Maximum Operating Current Standard	Commercial	120	120	90	90	mA
	Military		120	120	120	mA

**Cypress Semiconductor Corporation** Document #: 38-04007 Rev. \*D

3901 North First Street

San Jose, CA 95134 • 408-943-2600 Revised November 4, 2003



#### **Operating Modes**

The CY7C245A is a CMOS electrically programmable read only memory organized as 2048 words x 8 bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245A incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous ( $\overline{\rm E}_{\rm S}$ ) or asynchronous ( $\overline{\rm E}_{\rm S}$ ) output enable and asynchronous initialization ( $\overline{\rm INIT}$ ).

Upon power-up the state of the outputs will\_depend on the programmed state of the enable function  $(\overline{E}_S \text{ or } \overline{E}).$  If the synchronous enable  $(\overline{E}_S)$  has been programmed, the register will be in the set condition causing the outputs (O0–O7) to be in the QFF or high-impedance state. If the asynchronous enable  $(\overline{E})$  is being used, the outputs will come up in the OFF or high-impedance state only if the enable  $(\overline{E})$  input is at a HIGH logic level. Data is read by applying the memory location to the address inputs (A0–A10) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O0–O7).

If the asynchronous enable  $(\overline{E})$  is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

If the synchronous enable  $(\overline{E}_S)$  is being used, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low-to-high transition of the clock. This unique feature allows the CY7C245A decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C245A has an asynchronous initialize input (INIT). The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated, the initialize control input causes the contents of a user-programmed 2049th 8-bit word to be loaded into the

on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of 1s and 0s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the  $\overline{\text{INIT}}$  input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{\text{E}}$ ) LOW.

#### **Erasure Characteristics**

Wavelengths of light less than 4000 Angstroms begin to erase the 7C245A. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm2. For an ultraviolet lamp with a 12 mW/cm2 power rating the exposure time would be approximately 35 minutes. The 7C245A needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm2 is the recommended maximum dosage.

#### **Programming Information**

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

#### Bit Map Data

Programm	er Address	RAM Data
Decimal	Hex	Contents
0	0	Data
		•
2047	7FF	Data
2048	800	Init Byte
2049	801	Control Byte

Control Byte

- 00 Asynchronous output enable (default state)
- 01 Synchronous output enable


Document #: 38-04007 Rev. \*D Page 2 of 12




**Table 1. Mode Selection** 

			Pin F	Pin Function <sup>[1]</sup>						
	Read or Output Disable	A <sub>10</sub> -A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub> -A <sub>1</sub>	A <sub>0</sub>	СР	E, E <sub>S</sub>	INIT	O <sub>7</sub> -O <sub>0</sub>	
Mode	Other	A <sub>10</sub> -A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub> -A <sub>1</sub>	A <sub>0</sub>	PGM	VFY	V <sub>PP</sub>	D <sub>7</sub> -D <sub>0</sub>	
Read		A <sub>10</sub> -A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub> A <sub>1</sub>	$A_0$	$V_{IL}/V_{IH}$	V <sub>IL</sub>	V <sub>IH</sub>	07-00	
Output Disable		A <sub>10</sub> -A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub> A <sub>1</sub>	$A_0$	Х	V <sub>IH</sub>	V <sub>IH</sub>	High Z	
Initialize	Initialize		A <sub>3</sub>	A <sub>2</sub> A <sub>1</sub>	A <sub>0</sub>	Х	V <sub>IL</sub>	V <sub>IL</sub>	Init. Byte	
Program		A <sub>10</sub> -A <sub>4</sub>	$A_3$	A <sub>2</sub> A <sub>1</sub>	$A_0$	$V_{ILP}$	V <sub>IHP</sub>	$V_{PP}$	D <sub>7</sub> D <sub>0</sub>	
Program Ve	rify	A <sub>10</sub> -A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub> A <sub>1</sub>	A <sub>0</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>PP</sub>	07-00	
Program Inh	nibit	A <sub>10</sub> -A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub> A <sub>1</sub>	A <sub>0</sub>	V <sub>IHP</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	High Z	
Intelligent Pr	rogram	A <sub>10</sub> -A <sub>4</sub>	$A_3$	A <sub>2</sub> A <sub>1</sub>	$A_0$	$V_{ILP}$	V <sub>IHP</sub>	$V_{PP}$	D <sub>7</sub> D <sub>0</sub>	
Program Synchronous Enable		A <sub>10</sub> -A <sub>4</sub>	V <sub>IHP</sub>	A <sub>2</sub> A <sub>1</sub>	$V_{PP}$	V <sub>ILP</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	High Z	
Program Initialization Byte		A <sub>10</sub> -A <sub>4</sub>	$V_{ILP}$	A <sub>2</sub> A <sub>1</sub>	$V_{PP}$	V <sub>ILP</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	D <sub>7</sub> D <sub>0</sub>	
Blank Check Zeros		A <sub>10</sub> -A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub> A <sub>1</sub>	A <sub>0</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>PP</sub>	Zeros	

# **DIP Top View**



LCC/PLCC (Opaque Only) Top View



**Figure 1. Programming Pinouts** 

### MILITARY SPECIFICATIONS Group A Subgroup Testing

#### **DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
$V_{OL}$	1, 2, 3
V <sub>IH</sub>	1, 2, 3
$V_{IL}$	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

#### **SMD Cross Reference**

SMD Number	Suffix	Cypress Number
5962-88735	033X	CY7C245A-25LMB
5962-88735	04LX	CY7C245A-25DMB

#### Note:

# **Switching Characteristics**

Parameter	Subgroups
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>CO</sub>	7, 8, 9, 10, 11

<sup>1.</sup> X = "don't care" but not to exceed  $V_{CC} + 5$ %.



#### Maximum Ratings<sup>[2]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential (Pin 24 to Pin 12).....-0.5V to +7.0V DC Voltage Applied to Outputs in High Z State ......-0.5V to +7.0V DC Input Voltage .....-3.0V to +7.0V

DC Program Voltage (Pins 7, 18, 20)	13.0V
UV Erasure	7258 Wsec/cm <sup>2</sup>
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

#### Operating Range

Range	Range Ambient Temperature				
Commercial	0°C to +70°C	5V ±10%			
Military <sup>[3]</sup>	–55°C to +125°C	5V ±10%			
Industrial	-40° C to +85°C	5V ±10%			

# **Electrical Characteristics** Over the Operating Range<sup>[4,5]</sup>

			7C24	5A-15	7C245A-18		7C24 7C24 7C24			
Parameter	Description	Test Cor	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		2.4		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	= 16 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Level	Guaranteed Inp HIGH Voltage fo	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Inp LOW Voltage fo		0.8		0.8		0.8	V	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_{IN} \le V_{C}$	С	-10	+10	-10	+10	-10	+10	μΑ
$V_{CD}$	Input Clamp Diode Voltage			N	Note 5					
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Disabled <sup>[6]</sup>	Output	-10	+10	-10	+10	-10	+10	μА
Ios	Output Short Circuit Current	$V_{CC} = Max., V_O$	$_{UT} = 0.0V^{[7]}$	-20	-90	-20	-90	-20	-90	mΑ
I <sub>CC</sub>	Power Supply Current	$V_{CC} = Max.,$	Com'l		120		120		90	mΑ
		$I_{OUT} = 0 \text{ mA}$	Mil				120		120	
$V_{PP}$	Programming Supply Voltage			12	13	12	13	12	13	V
I <sub>PP</sub>	Programming Supply Current				50		50		50	mA
V <sub>IHP</sub>	Input HIGH Programming Voltage			3.0		3.0		3.0		V
$V_{ILP}$	Input LOW Programming Voltage				0.4		0.4		0.4	V

# Capacitance<sup>[5]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF

- 2. The voltage on any input or I/O pin cannot exceed the power pin during power-up.
- 3.  $T_A$  is the "instant on" case temperature.
- 4. See page 3 of this data sheet for Group A subgroup testing information.
- 5. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
- 6. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Document #: 38-04007 Rev. \*D Page 4 of 12



#### **AC Test Loads and Waveforms**<sup>[4, 5]</sup>



# **Switching Characteristics** Over Operating Range<sup>[4, 5]</sup>


		7C24	5A-15	7C24	5A-18	7C245A-35		7C24	5A-25	7C245A-35		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>SA</sub>	Address Set-Up to Clock HIGH	15		18		25		35		45		ns
t <sub>HA</sub>	Address Hold from Clock HIGH	0		0		0		0		0		ns
t <sub>CO</sub>	Clock HIGH to Valid Output		10		12		12		15		25	ns
t <sub>PWC</sub>	Clock Pulse Width	10		12		15		20		20		ns
t <sub>SES</sub>	E <sub>S</sub> Set-Up to Clock HIGH	10		10		12		15		15		ns
t <sub>HES</sub>	E <sub>S</sub> Hold from Clock HIGH	5		5		5		5		5		ns
t <sub>DI</sub>	Delay from INIT to Valid Output		15		20		20		20		35	ns
t <sub>RI</sub>	INIT Recovery to Clock HIGH	10		12		15		20		20		ns
t <sub>PWI</sub>	INIT Pulse Width	10		12		15		20		25		ns
t <sub>COS</sub>	Valid Output from Clock HIGH <sup>[8]</sup>		15		15		15		20		30	ns
t <sub>HZC</sub>	Inactive Output from Clock HIGH <sup>[8]</sup>		15		15		15		20		30	ns
t <sub>DOE</sub>	Valid Output from E LOW <sup>[9]</sup>		12		15		15		20		30	ns
t <sub>HZE</sub>	Inactive Output from E HIGH <sup>[9]</sup>		15		15		15		20		30	ns

#### Notes:

Applies only when the synchronous (E<sub>S</sub>) function is used.
Applies only when the asynchronous (E) function is used.




# Switching Waveforms<sup>[5]</sup>





# Typical DC and AC Characteristics



#### **Ordering Information**

Spee	d (ns)	Icc	Ordering	Package		Operating
t <sub>SA</sub>	t <sub>CO</sub>	I <sub>CC</sub> (mA)	Code	Type	Package Type	Range
15	10	120	CY7C245A-15JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
15	10	120	CY7C245A-15JI	J64	28-Lead Plastic Leaded Chip Carrier	Industrial
18	12	120	CY7C245A-18JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
			CY7C245A-18PC	P13	24-Lead (300-Mil) Molded DIP	
			CY7C245A-18WC	W14	24-Lead (300-Mil) Windowed CerDIP	]

Document #: 38-04007 Rev. \*D



# Ordering Information (continued)

Speed (ns)		Icc	Ordering	Package		Operating	
t <sub>SA</sub>	t <sub>CO</sub>	(mA)	Code	Type	Package Type	Range	
18	12	120	CY7C245A-18DMB	D14	24-Lead (300-Mil) CerDIP	Military	
			CY7C245A-18QMB	Q64	28-Pin Windowed Leadless Chip Carrier		
			CY7C245A-18WMB	W14	24-Lead (300-Mil) Windowed CerDIP		
25	15	60	CY7C245A-25PC	P13	24-Lead (300-Mil) Molded DIP	Commercial	
			CY7C245A-25WC	W14	24-Lead (300-Mil) Windowed CerDIP		
		90	CY7C245A-25JC	J64	28-Lead Plastic Leaded Chip Carrier		
			CY7C245A-25SC	S13	24-Lead Molded SOIC		
35	20	60	CY7C245A-35WC	W14	24-Lead (300-Mil) Windowed CerDIP	Commercial	
		90	CY7C245A-35JC	J64	28-Lead Plastic Leaded Chip Carrier		
		120	CY7C245A-35DMB	D14	24-Lead (300-Mil) CerDIP	Military	
			CY7C245A-35QMB	Q64	28-Pin Windowed Leadless Chip Carrier		

# **Package Diagrams**

**24-Lead (300-Mil) CerDIP D14** MIL-STD-1835 D-9 Config.A


51-80031-\*\*

Document #: 38-04007 Rev. \*D Page 8 of 12




#### Package Diagrams (continued)


#### 28-Lead Plastic Leaded Chip Carrier J64



#### 24-Lead (300-Mil) PDIP P13



DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$ 




Document #: 38-04007 Rev. \*D




# Package Diagrams (continued)

#### 28-Pin Windowed Leadless Chip Carrier Q64




#### 24-Lead (300-Mil) SOIC S13





#### Package Diagrams (continued)

# 24-Lead (300-Mil) Windowed CerDIP W14



All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C245A 2K x 8 Reprogrammable Registered PROM Document Number: 38-04007							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	113863	3/6/02	DSG	Changed from Spec number: 38-00074 to 38-04007			
*A	118894	10/09/02	GBI	Updated ordering information			
*B	122248	12/27/02	RBI	Added power-up requirements to Operating Conditions information			
*C	130688	10/30/03	LSY	Added CY7C245A-15JI part number			
*D	130942	11/10/03	KKV	Minor change: soft copy became corrupted after signoff and before Tech Pubs. Replaced with correct copy.			

Document #: 38-04007 Rev. \*D Page 12 of 12