

# 3.3V, 125-MHz, Multi-Output Zero Delay Buffer

#### **Features**


- Output frequency up to 125 MHz
- 12 clock outputs: frequency configurable
- 350 ps max output-to-output skew
- · Configurable output disable
- . Two reference clock inputs for dynamic toggling
- · Oscillator or crystal reference input
- Spread Spectrum-compatible
- · Glitch-free output clocks transitioning
- 3.3V power supply
- Pin-compatible with MPC972
- Industrial temperature range: -40°C to +85°C
- 52-pin TQFP package

Table 1. Frequency Table<sup>[1]</sup>

VCO_SEL	FB_SEL2	FB_SEL1	FB_SEL0	$F_{VCO}$
0	0	0	0	8x
0	0	0	1	12x
0	0	1	0	16x
0	0	1	1	20x
0	1	0	0	16x
0	1	0	1	24x
0	1	1	0	32x
0	1	1	1	40x
1	0	0	0	4x
1	0	0	1	6x
1	0	1	0	8x
1	0	1	1	10x
1	1	0	0	8x
1	1	0	1	12x
1	1	1	0	16x
1	1	1	1	20x
Nata.				

#### Note:

x = the reference input frequency, 200 MHz <  $F_{VCO}$  < 480 MHz.





# **Pin Descriptions**

Pin	Name	PWR	I/O	Туре	Description
11	XIN		I		Oscillator Input. Connect to a crystal.
12	XOUT		0		Oscillator Output. Connect to a crystal.
9	TCLK0		I	PU	External Reference/Test Clock Input.
10	TCLK1		I	PU	External Reference/Test Clock Input.
44, 46, 48, 50	QA(3:0)	VDDC	0		Clock Outputs. See Table 2 for frequency selections.
32, 34, 36, 38	QB(3:0)	VDDC	0		Clock Outputs. See Table 2 for frequency selections.
16, 18, 21, 23	QC(3:0)	VDDC	0		Clock Outputs. See Table 2 for frequency selections.
29	FB_OUT	VDDC	0		<b>Feedback Clock Output</b> . Connect to FB_IN for normal operation. The divider ratio for this output is set by FB_SEL(0:2). See <i>Table 1</i> . A bypass delay capacitor at this output will control Input Reference/ Output Banks phase relationships.
25	SYNC	VDDC	0		<b>Synchronous Pulse Output</b> . This output is used for system synchronization. The rising edge of the output pulse is in sync with both the rising edges of QA (0:3) and QC(0:3) output clocks regardless of the divider ratios selected.
42, 43	SELA(1,0)		I	PU	<b>Frequency Select Inputs</b> . These inputs select the divider ratio at QA(0:3) outputs. See <i>Table 2</i> .
40, 41	SELB(1,0)		I	PU	<b>Frequency Select Inputs</b> . These inputs select the divider ratio at QB(0:3) outputs. See <i>Table 2</i> .
19, 20	SELC(1,0)		I	PU	<b>Frequency Select Inputs</b> . These inputs select the divider ratio at QC(0:3) outputs. See <i>Table 2</i> .
5, 26, 27	FB_SEL(2:0)		I	PU	<b>Feedback Select Inputs</b> . These inputs select the divide ratio at FB_OUT output. See <i>Table 2</i> .
52	VCO_SEL		I	PU	<b>VCO Divider Select Input</b> . When set LOW, the VCO output is divided by 2. When set HIGH, the divider is bypassed. See <i>Table 1</i> .
31	FB_IN		I	PU	Feedback Clock Input. Connect to FB_OUT for accessing the PLL.
6	PLL_EN		I	PU	PLL Enable Input. When asserted HIGH, PLL is enabled. And when LOW, the phase-lock loop (PLL) is bypassed.
7	REF_SEL		I	PU	<b>Reference Select Input</b> . When HIGH, the crystal oscillator is selected. And when LOW, TCLK (0,1) is the reference clock.
8	TCLK_SEL		I	PU	TCLK Select Input. When LOW, TCLK0 is selected and when HIGH TCLK1 is selected.
2	MR#/OE		I	PU	Master Reset/Output Enable Input. When asserted LOW, resets all of the internal flip-flops and also disables all of the outputs. When pulled HIGH, releases the internal flip-flops from reset and enables all of the outputs.
14	INV_CLK		I	PU	<b>Inverted Clock Input</b> . When set HIGH, QC(2,3) outputs are inverted. When set LOW, the inverter is bypassed.
3	SCLK		I	PU	Serial Clock Input. Clocks data at SDATA into the internal register.
4	SDATA		I	PU	Serial Data Input. Input data is clocked to the internal register to enable/disable individual outputs. This provides flexibility in power management.
17, 22, 28, 33,37, 45, 49	VDDC <sup>[2]</sup>				3.3V Power Supply for Output Clock Buffers.
13	VDD <sup>[2]</sup>				3.3V Supply for PLL.
1, 15, 24, 30, 35, 39, 47, 51	VSS				Common Ground.

# Note:

Document #: 38-07088 Rev. \*D Page 2 of 9

<sup>2.</sup> A bypass capacitor (0.1 µF) should be placed as close as possible to each positive power (< 0.2"). If these bypass capacitors are not close to the pins their high-frequency filtering characteristics will be cancelled by the lead inductance of the traces.



### Description

The Z9972 has an integrated PLL that provides low-skew and low-jitter clock outputs for high-performance microprocessors. Three independent banks of four outputs as well as an independent PLL feedback output, FB\_OUT, provide exceptional flexibility for possible output configurations. The PLL is ensured stable operation given that the VCO is configured to run between 200 MHz to 480 MHz. This allows a wide range of output frequencies up to125 MHz.

The phase detector compares the input reference clock to the external feedback input. For normal operation, the external feedback input, FB\_IN, is connected to the feedback output, FB\_OUT. The internal VCO is running at multiples of the input reference clock set by FB\_SEL(0:2) and VCO\_SEL select inputs (see *Table 1*). The VCO frequency is then divided to provide the required output frequencies. These dividers are set by SELA(0,1), SELB(0,1), SELC(0,1) select inputs (see *Table 2*). For situations in which the VCO needs to run at relatively low frequencies and therefore might not be stable, assert VCO\_SEL LOW to divide the VCO frequency by 2. This will maintain the desired output relationships, but will provide an enhanced PLL lock range.

The Z9972 is also capable of providing inverted output clocks. When INV\_CLK is asserted HIGH, QC2 and QC3 output clocks are inverted. These clocks could be used as feedback outputs to the Z9972 or a second PLL device to generate early or late clocks for a specific design. This inversion does not affect the output-to-output skew.

# **Glitch-Free Output Frequency Transitions**

Customarily when output buffers have their internal counter's changed "on the fly' their output clock periods will:

- contain short or "runt" clock periods. These are clock cycles in which the cycle(s) are shorter in period than either the old or new frequency to which they are being transitioned.
- contain stretched clock periods. These are clock cycles in which the cycle(s) are longer in period than either the old or new frequency to which they are being transitioned.

This device specifically includes logic to guarantee that runt and stretched clock pulses do not occur if the device logic levels of any or all of the following pins changed "on the fly" while it is operating: SELA, SELB, SELC, and VCO\_SEL.

## SYNC Output<sup>[3]</sup>

In situations where output frequency relationships are not integer multiples of each other the SYNC output provides a signal for system synchronization. The Z9972 monitors the relationship between the QA and the QC output clocks. It provides a low going pulse, one period in duration, one period prior to the coincident rising edges of the QA and QC outputs. The duration and the placement of the pulse depend on the higher of the QA and QC output frequencies. The following timing diagram illustrates various waveforms for the SYNC output.

Table 2. Frequency Select Inputs

VCO_SEL	SELA1	SELA0	QA	SELB1	SELB0	QB	SELC1	SELC0	QC
0	0	0	VCO/8	0	0	VCO/8	0	0	VCO/4
0	0	1	VCO/12	0	1	VCO/12	0	1	VCO/8
0	1	0	VCO/16	1	0	VCO/16	1	0	VCO/12
0	1	1	VCO/24	1	1	VCO/20	1	1	VCO/16
1	0	0	VCO/4	0	0	VCO/4	0	0	VCO/2
1	0	1	VCO/6	0	1	VCO/6	0	1	VCO/4
1	1	0	VCO/8	1	0	VCO/8	1	0	VCO/6
1	1	1	VCO/12	1	1	VCO/10	1	1	VCO/8

#### Note:

3. The SYNC output is defined for all possible combinations of the QA and QC outputs even though under some relationships the lower frequency clock could be used as a synchronizing signal.






Figure 1. Sync Output Waveforms




### **Power Management**

The individual output enable/freeze control of the Z9972 allows the user to implement unique power management schemes into the design. The outputs are stopped in the logic "0" state when the freeze control bits are activated. The serial input register contains one programmable freeze enable bit for 12 of the 14 output clocks. The QC0 and FB\_OUT outputs can not be frozen with the serial port, this avoids any potential lock up situation should an error occur in the loading of the serial

data. An output is frozen when a logic "0" is programmed and enabled when a logic "1" is written. The enabling and freezing of individual outputs is done in such a manner as to eliminate the possibility of partial "runt" clocks.

The serial input register is programmed through the SDATA input by writing a logic "0" start bit followed by 12 NRZ freeze enable bits. The period of each SDATA bit equals the period of the free running SCLK signal. The SDATA is sampled on the rising edge of SCLK.



D0-D3 are the control bits for QA0-QA3, respectively D4-D7 are the control bits for QB0-QB3, respectively D8-D10 are the control bits for QC1-QC3, respectively D11 is the control bit for SYNC

Figure 2. SDATA Input Register

[+] Feedback



# Maximum Ratings[4]

Maximum Input Voltage Relative to V <sub>SS</sub> :	V <sub>SS</sub> - 0.3V
Maximum Input Voltage Relative to V <sub>DD</sub> :	V <sub>DD</sub> + 0.3V
Storage Temperature:	65°C to + 150°C
Operating Temperature:	40°C to +85°C
Maximum ESD protection	2 kV
Maximum Power Supply:	5.5V
Maximum Input Current:	±20 mA

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range:

 $V_{SS} < (V_{IN} \text{ or } V_{OUT}) < V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (either  $\rm V_{SS}$  or  $\rm V_{DD}).$ 

# **DC Parameters** $V_{DD}$ = 2.9V to 3.6V, $V_{DDC}$ = 3.3V ±10%, $T_A$ = -40°C to +85°C

Parameters	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input LOW Voltage		V <sub>SS</sub>		0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>DD</sub>	V
I <sub>IL</sub>	Input LOW Current <sup>[5]</sup>				-120	μA
I <sub>IH</sub>	Input HIGH Current				10	μA
V <sub>OL</sub>	Output LOW Voltage <sup>[6]</sup>	I <sub>OL</sub> = 20 mA			0.5	V
V <sub>OH</sub>	Output HIGH Voltage <sup>[6]</sup>	I <sub>OH</sub> = -20 mA	2.4			V
I <sub>DDQ</sub>	Quiescent Supply Current			10	15	mA
I <sub>DDA</sub>	PLL Supply Current	V <sub>DD</sub> only		15	20	mA
I <sub>DD</sub>	Dynamic Supply Current	QA and QB @ 60 MHz QC @ 120 MHz, C <sub>L</sub> = 30pF		225		mA
		QA and QB @ 25 MHz QC @ 50 MHz, C <sub>L</sub> = 30pF		125		
C <sub>IN</sub>	Input Pin Capacitance			4		pF

#### Notes:

- The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required. Inputs have pull-up/pull-down resistors that effect input current. Driving series or parallel terminated  $50\Omega$  (or  $50\Omega$  to  $V_{DD}/2$ ) transmission lines.

[+] Feedback



# **AC Parameters** $V_{DD}$ = 2.9V to 3.6V, $V_{DDC}$ = 3.3V ±10%, $T_A$ = -40°C to +85°C<sup>[7]</sup>

Parameters	Description	Conditions	Min.	Тур.	Max.	Unit	
Tr/Tf	TCLK Input Rise/Fall				3.0	ns	
Fref	Reference Input Frequency		Note 8		Note 8	MHz	
Fxtal	Crystal Oscillator Frequency		see Table 3	10		25	MHz
FrefDC	Reference Input Duty Cycle			25		75	%
Fvco	PLL VCO Lock Range			200		480	MHz
Tlock	Maximum PLL lock Time					10	ms
Tr/Tf	Output Clocks Rise/Fall Time	0.8V to 2.0V	0.15		1.2	ns	
Fout Maximum Output Frequency			Q (÷2)			125	MHz
			Q (÷4)			120	
			Q (÷6)			80	
						60	
FoutDC	Output Duty Cycle <sup>[9]</sup>		TCYCLE/2 - 750		TCYCLE/2 + 750	ps	
tpZL, tpZH	Output Enable Time <sup>[9]</sup> (all out	tputs)		2		10	ns
tpLZ, tpHZ	Output Disable Time <sup>[9]</sup> (all ou		2		8	ns	
TCCJ	Cycle to Cycle Jitter <sup>[9]</sup> (peak			±100		ps	
TSKEW	Any Output to Any Output Skew <sup>[9, 10]</sup>				250	350	ps
Tpd	Propagation Delay <sup>[10, 11]</sup>	TCLK0	QFB = (÷8)	-270	130	530	ps
		TCLK1		-330	70	470	

#### **Table 3. Crystal Oscillator Frequency**

Parameter	Description	Conditions	Min.	Тур.	Max.	Units
T <sub>C</sub>	Frequency Tolerance	Note 12			±100	PPM
T <sub>S</sub>	Frequency Temperature Stability	(T <sub>A</sub> -10 to +60°C) <sup>[12]</sup>			±100	PPM
T <sub>A</sub>	Aging	(first 3 years @ 25°C)[12]			5	PPM/Yr.
C <sub>L</sub>	Load Capacitance	The crystal's rated load <sup>[12]</sup>		20		pF
R <sub>ESR</sub>	Effective Series Resistance (ESR)	Note 13		40	80	Ohms

### Notes:

- Parameters are guaranteed by design and characterization. Not 100% tested in production.
  Maximum and minimum input reference is limited by VC0 lock range.
  Outputs loaded with 30 pF each.
  50Ω transmission line terminated into V<sub>DD/2</sub>.
  Tpd is specified for a 50 MHz input reference. Tpd does not include jitter.
  For best performance and accurate frequencies from this device, It is recommended but not mandatory that the chosen crystal meet or exceed these specifications.
  Larger values may cause this device to exhibit oscillator startup problems.




# **Ordering Information**

Part Number	Package Type	Production Flow
IMIZ9972BA	52-pin TQFP	Industrial, -40°C to +85°C
IMIZ9972BAT	52-pin TQFP - Tape and Reel	Industrial, -40°C to +85°C

# **Package Drawing and Dimensions**

#### 52-lead Thin Plastic Quad Flat Pack (10 x 10 x 1.4 mm) A52



All product and company names mentioned in this document are the trademarks of their respective holders.

[+] Feedback



Document Title: Z9972 3.3V, 125 MHz Multi-Output Zero Delay Buffer Document Number: 38-07088

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	107124	06/12/01	IKA	Convert from IMI to Cypress
*A	108066	07/03/01	NDP	Changed Commercial to Industrial
*B	111798	02/06/02	BRK	Convert from Word doc to Adobe Framemaker Cypress format Changed the Timing Diagram and the operating voltage condition
*C	116451	08/16/02	HWT	Corrected the Ordering Information to match the Dev Master. Changed Pin Configuration diagram label from CY29972 to IMIZ9972.
*D	122773	12/21/02	RBI	Add power up requirements to maximum ratings information.