SEMICONDUCTOR

October 1987 Revised May 2002

MM74C240 • MM74C244 Inverting • Non-Inverting Octal Buffer and Line Driver with 3-STATE Outputs

General Description


The MM74C240 and MM74C244 octal buffers and line drivers are monolithic complementary MOS (CMOS) integrated circuits with 3-STATE outputs. These outputs have been specially designed to drive highly capacitive loads such as bus-oriented systems. These devices have a fan out of 6 low power Schottky loads. A high logic level on the output disable control input G makes the outputs go into the high impedance state.

Features

- Wide supply voltage range (3V to 15V)
- High noise immunity (0.45 V_{CC} typ)
- Low power consumption
- High capacitive load drive capability
- 3-STATE outputs
- Input protection
- TTL compatibility ■ 20-pin dual-in-line package
- High speed 25 ns (typ.) @ 10V, 50 pF (MM74C244)

Ordering Code:


Order Number	Package Number	Package Description
MM74C240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C244N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide




MM74C240 • MM74C244 Inverting • Non-Inverting Octal Buffer and Line Driver with 3-STATE Outputs


IR1

10 GND





Truth Tables



ODA	IA	OA
1	Х	Z
1	Х	Z
0	0	0
0	1	1
ODB	IB	OB
1	X	Z
1		
1 1 0	Х	Z
1 1	X X	Z Z

MM74C244

1 = HIGH 0 = LOW

X = Don't Car Z = 3-STATE

www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	–0.3V to V_{CC} + 0.3V
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Power Dissipation	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V _{CC} Range	3V to 15V
Absolute Maximum V _{CC}	18V
Lead Temperature	
(Soldering, 10 seconds)	260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.


MM74C240 • MM74C244


DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоя		• •	,		
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V
		$V_{CC} = 10V$	8.0			v
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	
		$V_{CC} = 10V$			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$	4.5			
		$V_{CC} = 10V, I_{O} = -10 \ \mu A$	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \ \mu A$			0.5	v
. ,		$V_{CC} = 10V, I_{O} = 10 \ \mu A$			1.0	v
l _{oz}	3-STATE Output Current	$V_{CC} = 10V, OD = V_{IH}$			±10	μΑ
I _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μA
Icc	Supply Current	$V_{CC} = 15V$		0.05	300	μA
CMOS/LP1	TTL INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V _{CC} – 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75 V$, $I_{O} = -450 \ \mu A$	V _{CC} - 0.4			V
		$V_{CC} = 4.75 V$, $I_O = -2.2 \text{ mA}$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V, I_{O} = 2.2 \text{ mA}$			0.4	V
OUTPUT	ORIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)				
SOURCE	Output Source Current	$V_{CC} = 5V, V_{OUT} = 0V$	-14	-30		mA
	(P-Channel)	$T_A = 25^{\circ}C$				
		$V_{CC} = 10V, V_{OUT} = 0V$	-36	-70		mA
		$T_A = 25^{\circ}C$				
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{OUT} = V_{CC}$	12	20		mA
	(N-Channel)	$T_A = 25^{\circ}C$				
		$V_{CC} = 10V, V_{OUT} = V_{CC}$	48	70		mA
		$T_A = 25^{\circ}C$				

PD(1) [,] PD(0)		Conditions	Min	Тур	Max	Uni
PD(0)	Propagation Delay					
	(Data In to Out)					
	MM74C240	$V_{CC} = 5V, C_L = 50 \text{ pF}$		60	90	
		$V_{CC} = 10V, C_L = 50 \text{ pF}$		40	70	n
		$V_{CC} = 5V, C_{L} = 150 \text{ pF}$		80	110	
		$V_{CC} = 10V, C_L = 150 \text{ pF}$		60	90	
	MM74C244	$V_{CC} = 5V, C_{L} = 50 \text{ pF}$		45	70	
		$V_{CC} = 10V, C_L = 50 \text{ pF}$		25	50	ns
		$V_{CC} = 5V, C_{L} = 150 \text{ pF}$		60	90	
		$V_{CC} = 10V, C_L = 150 \text{ pF}$		40	70	
1н, t _{0Н}	Propagation Delay Output	$R_L = 1k, C_L = 50 \text{ pF}$				
	Disable to High Impedance	$V_{CC} = 5V$		45	80	ns
	State (from a Logic Level)	$V_{CC} = 10V$		35	60	TR.
_{H1} , t _{H0}	Propagation Delay Output	$R_{L} = 1k, C_{L} = 50 \text{ pF}$				
	Disable to Logic Level	$V_{CC} = 5V$		50	90	ns
	(from High Impedance State)	$V_{CC} = 10V$		30	60	
T(HL), t _{T(LH)}	Transition Time	$V_{CC} = 5V, C_L = 50 \text{ pF}$		45	80	
		$V_{CC} = 10V, C_L = 50 \text{ pF}$		30	60	ns
		$V_{CC} = 5V, C_L = 150 \text{ pF}$		75	140	
		$V_{CC} = 10V, \ C_L = 150 \ pF$		50	100	
PD	Power Dissipation	(Note 3)				
	Capacitance					
	(Output Enabled per Buffer)					
	MM74C240			100		pł
	MM74C244			100		р.
	(Output Disabled per Buffer)					
				10		pF
Pin	Input Capacitance (Note 4) (Any Input)			10		pF
co co	Output Capacitance (Note 4)	$V_{IN} = 0V$, f = 1 MHz, $T_A = 25^{\circ}C$		10		pF
	(Output Disabled)					
Note 2: AC Note 3: C _P	(Output Disabled) Parameters are guaranteed by DC corre		xplanation see F		eristics Applica	
Note 2: AC Note 3: C _P AN-90.	(Output Enabled per Buffer) MM74C240 MM74C244 (Output Disabled per Buffer) MM74C240 MM74C240 Input Capacitance (Note 4) (Any Input) Output Capacitance (Note 4) (Output Disabled) Parameters are guaranteed by DC correct	elated testing. sumption of any CMOS device. For complete e	xplanation see F	100 10 0 10 10	eristics Applica	

4





6

