

October 1987 Revised January 1999

# CD4724BC 8-Bit Addressable Latch

# **General Description**

The CD4724BC is an 8-bit addressable latch with three address inputs (A0–A2), an active low enable input  $(\overline{E})$ , active high clear input (CL), a data input (D) and eight outputs (Q0–Q7).

Data is entered into a particular bit in the latch when that is addressed by the address inputs and the enable  $(\overline{E})$  is LOW. Data entry is inhibited when enable  $(\overline{E})$  is HIGH.

When clear (CL) and enable  $(\overline{E})$  are HIGH, all outputs are LOW. When clear (CL) is HIGH and enable  $(\overline{E})$  is LOW, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held LOW. When operating in the addressable latch mode  $(\overline{E}=CL=LOW)$ , changing more than one bit of the address could impose a transient wrong

address. Therefore, this should only be done while in the memory mode ( $\overline{E}=HIGH,\,CL=LOW).$ 

#### **Features**

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL compatibility:
  - fan out of 2 driving 74L or 1 driving 74LS
- Serial to parallel capability
- Storage register capability
- Random (addressable) data entry
- Active high demultiplexing capability
- Common active high clear


# **Ordering Code:**

Order Number	Package Number	Package Description					
CD4724BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body					
CD4724BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**

### Pin Assignments for DIP and SOIC



**Top View** 


### **Truth Table**

	Mode Selection								
Ē	CL	Addressed	Unaddressed	Mode					
		Latch	Latch						
L	L	Follows Data	Holds Previous Data	Addressable Latch					
Н	L	Hold Previous Data	Holds Previous Data	Memory					
L	Н	Follows Data	Reset to "0"	Demultiplexer					
Н	Н	Reset to "0"	Reset to "0"	Clear					

© 1999 Fairchild Semiconductor Corporation

DS006003.prf

www.fairchildsemi.com



www.fairchildsemi.com

# **Absolute Maximum Ratings**(Note 1)

(Note 2)

 $\begin{array}{ll} \text{DC Supply Voltage (V}_{\text{DD}}) & -0.5\text{V to } +18\text{ V}_{\text{DC}} \\ \text{Input Voltage (V}_{\text{IN}}) & -0.5\text{V to V}_{\text{DD}} +0.5\text{ V}_{\text{DC}} \\ \text{Storage Temperature (T}_{\text{S}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \end{array}$ 

Power Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions (Note 2)

DC Supply Voltage ( $V_{DD}$ ) 3.0V to 15  $V_{DC}$ Input Voltage ( $V_{IN}$ ) 0V to  $V_{DD}$   $V_{DC}$ Operating Temperature Range ( $T_A$ )  $-40^{\circ}$ C to  $+85^{\circ}$ C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and Electrical Characteristics" provide conditions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

# DC Electrical Characteristics (Note 2)


Symbol	Parameter	Conditions	–40°C		+25°C			+85°C		Units
Symbol		Conditions	Min	Max	Min	Тур	Max	Min	Max	Oilles
$I_{DD}$	Quiescent Device	$V_{DD} = 5V$		20		0.02	20		150	μА
	Current	$V_{DD} = 10V$		40		0.02	40		300	μΑ
		$V_{DD} = 15V$		80		0.02	80		600	10
V <sub>OL</sub>	LOW Level	I <sub>O</sub>   ≤ 1 μA								
	Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V <sub>OH</sub>	HIGH Level	I <sub>O</sub>   ≤ 1 μA								
	Output Voltage	$V_{DD} = 5V$	4.95		4.95	5.0		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		V <sub>DD</sub> = 15V	14.95		14.95	15		14.95		V
V <sub>IL</sub>	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$		4.0		6.75	4.0		4.0	V
V <sub>IH</sub>	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	8.25		11.0		V
I <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 <sup>-5</sup>	-0.30		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.30		10 <sup>-5</sup>	0.30		1.0	μΑ


Note 3:  $I_{OL}$  and  $I_{OH}$  are tested one output at a time.


	Parameter	Conditions	Min	Тур	Max	Ur
t <sub>PHL, tPLH</sub>	Propagation Delay	V <sub>DD</sub> = 5V		200	400	r
PHL, IPLH	Data to Output	$V_{DD} = 10V$		75	150	r
	Data to Cutput	$V_{DD} = 15V$		50	100	r
t t	Propagation Delay	V <sub>DD</sub> = 5V		200	400	r
t <sub>PLH</sub> , t <sub>PHL</sub>	Enable to Output	$V_{DD} = 3V$ $V_{DD} = 10V$		80		ľ
	Linable to Output	$V_{DD} = 15V$		60		'
t	Propagation Delay	$V_{DD} = 5V$		175	-	r
t <sub>PHL</sub>	Clear to Output	$V_{DD} = 3V$ $V_{DD} = 10V$		80		
	Clear to Output	55		65		r
	Drono gotion Dolov	V <sub>DD</sub> = 15V				r
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	$V_{DD} = 5V$		225		r
	Address to Output	$V_{DD} = 10V$		100		r
	- w	V <sub>DD</sub> = 15V		75		r
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$		100		r
	(Any Output)	V <sub>DD</sub> = 10V		50		r
		V <sub>DD</sub> = 15V		40		r
$T_{WH}$ , $T_{WL}$	Minimum Data	$V_{DD} = 5V$		100		r
	Pulse Width	$V_{DD} = 10V$		50		r
		V <sub>DD</sub> = 15V		40		r
$t_{WH}$ , $t_{WL}$	Minimum Address	$V_{DD} = 5V$		200		r
t	Pulse Width	$V_{DD} = 10V$		100		r
		$V_{DD} = 15V$		65	125	r
t <sub>WH</sub>	Minimum Clear	$V_{DD} = 5V$		75	150	r
	Pulse Width	$V_{DD} = 10V$		40	75	r
		$V_{DD} = 15V$		25	50	r
t <sub>SU</sub>	Minimum Setup Time	$V_{DD} = 5V$		40	80	r
	Data to E	$V_{DD} = 10V$		20	40	r
		$V_{DD} = 15V$		15	160 120 350 160 130 450 200 150 200 100 80 200 100 80 400 200 125 150 75 50 80 40 30 120 60 50 50 30 20 15 10	r
t <sub>H</sub>	Minimum Hold Time	$V_{DD} = 5V$		60	120	r
	Data to E	$V_{DD} = 10V$		30	60	r
		$V_{DD} = 15V$		25	50	r
t <sub>SU</sub>	Minimum Setup Time	$V_{DD} = 5V$		-15	50	r
	Address to E	$V_{DD} = 10V$		0	30	r
		$V_{DD} = 15V$		0	20	r
t <sub>H</sub>	Minimum Hold Time	$V_{DD} = 5V$		-50	15	r
	Address to E	V <sub>DD</sub> = 10V		-20	10	r
		V <sub>DD</sub> = 15V		-15	5	r
C <sub>PD</sub>	Power Dissipation	Per Package	1	100		ŗ

Note 4: AC Parameters are guaranteed by DC correlated testing.

Note 5: Dynamic power dissipation (PD) is given by:  $P_D = (C_{PD} + C_L) \ V_{CC}^2 f + P_D$ ; where  $C_L = \text{load}$  capacitance; f = f requency of operation; for further details, see Application Note AN-90, "Family Characteristics".







# Package Number N16E

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.