FAIRCHILD

SEMICONDUCTOR

MM74C14 Hex Schmitt Trigger

General Description

The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The positive and negative going threshold voltages V_{T+} and V_{T-}, show low variation with respect to temperature (typ. 0.0005V/°C at V_{CC} = 10V), and hysteresis, V_{T+} – V_{T-} \geq 0.2 V_{CC} is guaranteed.

All inputs are protected from damage due to static discharge by diode clamps to $\rm V_{CC}$ and GND.

October 1987

Revised January 1999

Features


- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.70 V_{CC} (typ.)
- Low power: TTL compatibility:
- 0.4 V_{CC} (typ.) 0.2 V_{CC} guaranteed
- Hysteresis: 0.4 V_{CC} (typ.): 0.2 V_{CC} guaranteed

Ordering Code:

Order Number	Package Number	r Package Description			
MM74C14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow			
MM74C14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



© 1999 Fairchild Semiconductor Corporation DS005879.prf

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	-0.3Vto V _{CC} + 0.3V
Operating Temperature Range	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation	
Dual-In-Line	700 mW
Small Outline	500mW
Operating V _{CC} Range	3.0V to 15V

Absolute Maximum V_{CC}
Lead Temperature
(Soldering, 10 seconds)

18V 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation.

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MOS TO C	mos					
V _{T+} Positive Going Threshold Voltage	Positive Going Threshold Voltage	$V_{CC} = 5V$	3.0	3.6	4.3	V
	$V_{CC} = 10V$	6.0	6.8	8.6	V	
		V _{CC} = 15V	9.0	10.0	12.9	V
V _{T-}	Negative Going Threshold Voltage	$V_{CC} = 5V$	0.7	1.4	2.0	V
		$V_{CC} = 10V$	1.4	3.2	4.0	V
		$V_{CC} = 15V$	2.1	5.0	6.0	V
V _{T+} -V _{T-}	Hysteresis	$V_{CC} = 5V$	1.0	2.2	3.6	V
		$V_{CC} = 10V$	2.0	3.6	7.2	V
		$V_{CC} = 15V$	3.0	5.0	10.8	V
OUT(1)	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \ \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \ \mu A$	9.0			V
OUT(0)	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \ \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = 10 \ \mu A$			1.0	V
N(1)	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
N(0)	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
I _{CC}	Supply Current	$V_{CC} = 15V, V_{IN} = 0V/15V$		0.05	15	μΑ
		V _{CC} = 5V, V _{IN} = 2.5V (Note 2)		20		μA
		$V_{CC} = 10V, V_{IN} = 5V$ (Note 2)		200		μΑ
		$V_{CC} = 15V, V_{IN} = 7.5V$ (Note 2)		600		μΑ
MOS/LPT1		÷				
IN(1)	Logical "1" Input Voltage	$V_{CC} = 5V$	4.3			V
IN(0)	Logical "0" Input Voltage	$V_{CC} = 5V$			0.7	V
OUT(1)	Logical "1" Output Voltage	74C, V_{CC} = 4.75V, I_O = -360 μ A	2.4			V
OUT(0)	Logical "0" Output Voltage	74C, V_{CC} = 4.75V, I_O = 360 μ A			0.4	V
	RIVE (see Family Characteristics Data	Sheet) T _A = 25°C (Short Circuit Current)			
SOURCE	Output Source Current	$V_{CC} = 5V, V_{OUT} = 0V$	-1.75	-3.3		mA
DOURCE	(P-Channel)		_			
OURCE	Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V$	-8.0	-15		mA
SOURCE	(P-Channel)			-		
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{OUT} = V_{CC}$	1.75	3.6		mA
	(N-Channel)					
		$V_{CC} = 10V, V_{OUT} = V_{CC}$	8.0	16		mA
SINK	Output Sink Current					
SINK	Output Sink Current (N-Channel)					

www.fairchildsemi.com

AC Electrical Characteristics (Note 3)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PD0}	Propagation Delay from Input	$V_{CC} = 5V$		220	400	n
t _{PD1}	to Output	$V_{CC} = 10V$		80	200	ns
CIN	Input Capacitance	Any Input (Note 4)		5.0		pF
C _{PD}	Power Dissipation Capacitance	Per Gate (Note 5)		20		pF

Note 3: AC Parameters are guaranteed by DC correlated testing.


Note 4: Capacitance is guaranteed by periodic testing.

Note 5: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note— AN-90.


Typical Applications



Note: The equations assume $t_1 + t_2 \gg t_{pd0} + t_{pd1}$




www.fairchildsemi.com




www.fairchildsemi.com

4



www.fairchildsemi.com

5



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.