

# TP3054, TP3057 "Enhanced" Serial Interface CODEC/Filter COMBO® Family


## **General Description**

The TP3054, TP3057 family consists of  $\mu$ -law and A-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded  $\mu\text{-law}$  or A-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded µ-law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.


## **Features**

- Complete CODEC and filtering system (COMBO) including:
  - Transmit high-pass and low-pass filtering
  - Receive low-pass filter with sin x/x correction
     Active RC noise filters
  - $-\mu$ -law or A-law compatible COder and DECoder
  - Internal precision voltage reference
  - Serial I/O interface
- Internal auto-zero circuitry
- µ-law, 16-pin—TP3054
- A-law, 16-pin—TP3057
- Designed for D3/D4 and CCITT applications
- ±5V operation
- Low operating power-typically 50 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density
- Dual-In-Line or surface mount packages
- See also AN-370, "Techniques for Designing with CODEC/Filter COMBO Circuits"





August 1994



## **Functional Description**

### POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into a power-down state. All non-essential circuits are deactivated and the  $D_X$  and  $VF_RO$  outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK<sub>R</sub>/PDN pin and FS<sub>X</sub> and/or FS<sub>R</sub> pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLK<sub>R</sub>/PDN pin high; the alternative is to hold both FS<sub>X</sub> and FS<sub>R</sub> inputs continuously low—the device will power-down approximately 1 ms after the last FS<sub>X</sub> or FS<sub>R</sub> pulse. The TRI-STATE PCM data output, D<sub>X</sub>, will remain in the high impedance state until the second FS<sub>X</sub> pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK<sub>X</sub> and the MCLK<sub>R</sub>/PDN pin can be used as a power-down control. A low level on MCLK<sub>R</sub>/PDN powers up the device and a high level powers down the device. In either case, MCLK<sub>X</sub> will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK<sub>X</sub> and the BCLK<sub>R</sub>/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK<sub>R</sub>/CLKSEL pin, BCLK<sub>X</sub> will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK<sub>R</sub>/CLKSEL. In this synchronous mode, the bit clock, BCLK<sub>X</sub>, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK<sub>X</sub>.

Each FS<sub>X</sub> pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D<sub>X</sub> output on the positive edge of BCLK<sub>X</sub>. After 8 bit clock periods, the TRI-STATE D<sub>X</sub> output is returned to a high impedance state. With an FS<sub>R</sub> pulse, PCM data is latched via the D<sub>R</sub> input on the negative edge of BCLK<sub>X</sub> (or BCLK<sub>R</sub> if running). FS<sub>X</sub> and FS<sub>R</sub> must be synchronous with MCLK<sub>X/R</sub>.

BCLK <sub>R</sub> /CLKSEL		r Clock y Selected
	TP3057	TP3054
Clocked	2.048 MHz	1.536 MHz or
		1.544 MHz
0	1.536 MHz or	2.048 MHz
	1.544 MHz	
1	2.048 MHz	1.536 MHz or
		1.544 MHz

#### ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied.  $\ensuremath{\mathsf{MCLK}}_X$  and  $\ensuremath{\mathsf{MCLK}}_R$  must be 2.048 MHz for the TP3057, or 1.536 MHz, 1.544 MHz for the TP3054, and need not be synchronous. For best transmission performance, however, MCLK<sub>R</sub> should be synchronous with MCLK<sub>X</sub>, which is easily achieved by applying only static logic levels to the MCLK<sub>R</sub>/PDN pin. This will automatically connect MCLK<sub>X</sub> to all internal MCLK<sub>B</sub> functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS<sub>X</sub> starts each encoding cycle and must be synchronous with MCLK<sub>X</sub> and BCLK<sub>X</sub>. FS<sub>R</sub> starts each decoding cycle and must be synchronous with BCLK<sub>B</sub>. BCLK<sub>B</sub> must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode.  $\mathsf{BCLK}_X$  and  $\mathsf{BCLK}_R$  may operate from 64 kHz to 2.048 MHz.

#### SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS<sub>X</sub> and FS<sub>R</sub>, must be one bit clock period long, with timing relationships specified in *Figure 2*. With FS<sub>X</sub> high during a falling edge of BCLK<sub>X</sub>, the next rising edge of BCLK<sub>X</sub> enables the D<sub>X</sub> TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge of BCLK<sub>R</sub> (BCLK<sub>X</sub> in synchronous mode), the next falling edge of BCLK<sub>R</sub> latches in the sign bit. The following seven falling edge may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

### LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses. FS<sub>X</sub> and FS<sub>B</sub>, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FS<sub>X</sub>, the COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D<sub>X</sub> TRI-STATE output buffer is enabled with the rising edge of  $FS_X$  or the rising edge of  $BCLK_X$ , whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK<sub>X</sub> rising edges clock out the remaining seven bits. The  $D_X$  output is disabled by the falling  $BCLK_X$  edge following the eighth rising edge, or by FS<sub>X</sub> going low, whichever comes later. A rising edge on the receive frame sync pulse, FS<sub>R</sub>, will cause the PCM data at D<sub>R</sub> to be latched in on the next eight falling edges of BCLK<sub>R</sub> (BCLK<sub>X</sub> in synchronous mode). All four devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

In applications where the LSB bit is used for signalling with  $FS_R$  two bit clock periods long, the decoder will interpret the lost LSB as "1/2" to minimize noise and distortion.

# Functional Description (Continued)

## TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 4. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to  $\mu$ -law (TP3054) or A-law (TP3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload ( $t_{MAX}$ ) of nominally 2.5V peak (see table of Transmission Characteristics). The FS<sub>X</sub> frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D<sub>X</sub> at the next FS<sub>X</sub> pulse. The total encoding delay will be approximately 165  $\mu s$  (due to the transmit filter) plus 125  $\mu s$  (due to encoding delay), which totals 290  $\mu s.$  Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### **RECEIVE SECTION**

4

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (TP3057) or  $\mu$ -law (TP3054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter/ power amplifer capable of driving a 600 $\Omega$  load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS<sub>R</sub>, the data at the D<sub>R</sub> input is clocked in on the falling edge of the next eight BCLK<sub>R</sub> (BCLK<sub>X</sub>) periods. At the end of the decoder time slot, the decoding cycle begins, and 10  $\mu$ s later the decoder DAC output is updated. The total decoder delay is  $\sim$  10  $\mu$ s (decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s (1/2 frame), which gives approximately 180  $\mu$ s.

## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7 V
-7V
$V_{CC}\!+\!0.3V$ to $V_{BB}\!-\!0.3V$

 
 Voltage at any Digital Input or Output
 V<sub>CC</sub>+0.3V to GNDA-0.3V

 Operating Temperature Range
 -25°C to + 125°C

 Storage Temperature Range
 -65°C to + 150°C

 Lead Temperature (Soldering, 10 seconds)
 300°C

 ESD (Human Body Model)
 2000V


 Latch-Up Immunity = 100 mA on any Pin


**Electrical Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}C$ .

Symbol			Min	Тур	Max	Units
DIGITAL IN	TERFACE	1	1			
V <sub>IL</sub>	Input Low Voltage				0.6	V
VIH	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage	$D_X$ , $I_L$ = 3.2 mA SIG <sub>R</sub> , $I_L$ = 1.0 mA TS <sub>X</sub> , $I_L$ = 3.2 mA, Open Drain			0.4 0.4 0.4	V V V
V <sub>OH</sub>	Output High Voltage	$D_X$ , $I_H = -3.2 \text{ mA}$ SIG <sub>R</sub> , $I_H = -1.0 \text{ mA}$	2.4 2.4			V V
Ι <sub>ΙL</sub>	Input Low Current	$GNDA \le V_{IN} \le V_{IL}$ , All Digital Inputs	- 10		10	μΑ
I <sub>IH</sub>	Input High Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	- 10		10	μΑ
I <sub>OZ</sub>	Output Current in High Impedance State (TRI-STATE)	$D_X,GNDA{\leq}V_O{\leq}V_{CC}$	- 10		10	μΑ
ANALOG I	NTERFACE WITH TRANSMIT INPUT	AMPLIFIER (ALL DEVICES)				
I <sub>I</sub> XA	Input Leakage Current	$-2.5V{\leq}V{\leq}{+}2.5V,$ VF_XI $^+$ or VF_XI $^-$	-200		200	nA
R <sub>I</sub> XA	Input Resistance	$-2.5V{\leq}V{\leq}{+}2.5V,$ VF_XI $^+$ or VF_XI $^-$	10			MΩ
R <sub>O</sub> XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R <sub>L</sub> XA	Load Resistance	GS <sub>X</sub>	10			kΩ
C <sub>L</sub> XA	Load Capacitance	GS <sub>X</sub>			50	pF
V <sub>O</sub> XA	Output Dynamic Range	$GS_X, R_L \ge 10 \text{ k}\Omega$	- <b>2.8</b>		2.8	V
A <sub>V</sub> XA	Voltage Gain	$VF_XI^+$ to $GS_X$	5000			V/V
F <sub>U</sub> XA	Unity Gain Bandwidth		1	2		MH:
V <sub>OS</sub> XA	Offset Voltage		-20		20	mV
V <sub>CM</sub> XA	Common-Mode Voltage	CMRRXA > 60 dB	-2.5		2.5	V
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG I	NTERFACE WITH RECEIVE FILTER (	ALL DEVICES)				
R <sub>O</sub> RF	Output Resistance	Pin VF <sub>R</sub> O		1	3	Ω
R <sub>L</sub> RF	Load Resistance	$VF_{R}O = \pm 2.5V$	600			Ω
C <sub>L</sub> RF	Load Capacitance				500	pF
VOS <sub>R</sub> O	Output DC Offset Voltage		-200		200	mV
POWER DI	SSIPATION (ALL DEVICES)					
I <sub>CC</sub> 0	Power-Down Current	No Load (Note)		0.5	1.5	mA
I <sub>BB</sub> 0	Power-Down Current	No Load (Note)		0.05	0.3	mA
I <sub>CC</sub> 1	Power-Up Active Current	No Load		5.0	9.0	mA
I <sub>BB</sub> 1	Power-Up Active Current	No Load		5.0	9.0	mA

**Timing Specifications** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}$ C to 70^{\circ}C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}$ C. All timing parameters are measured at  $V_{OH} = 2.0V$  and  $V_{OL} = 0.7V$ . See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
1/t <sub>PM</sub>	Frequency of Master Clocks	Depends on the Device Used and the $BCLK_R/CLKSEL$ Pin. $MCLK_X$ and $MCLK_R$		1.536 1.544 <b>2.048</b>		MH MH MH
t <sub>RM</sub>	Rise Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
t <sub>FM</sub>	Fall Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
t <sub>PB</sub>	Period of Bit Clock		485	488	15725	ns
t <sub>RB</sub>	Rise Time of Bit Clock	BCLK <sub>X</sub> and BCLK <sub>R</sub>			50	ns
t <sub>FB</sub>	Fall Time of Bit Clock	BCLK <sub>X</sub> and BCLK <sub>R</sub>			50	ns
t <sub>WMH</sub>	Width of Master Clock High	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
t <sub>WML</sub>	Width of Master Clock Low	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
t <sub>SBFM</sub>	Set-Up Time from $BCLK_X$ High to $MCLK_X$ Falling Edge	First Bit Clock after the Leading Edge of $FS_X$	100			n
t <sub>SFFM</sub>	Set-Up Time from $FS_X$ High to MCLK <sub>X</sub> Falling Edge	Long Frame Only	100			ns
t <sub>WBH</sub>	Width of Bit Clock High	V <sub>IH</sub> =2.2V	160			ns
t <sub>WBL</sub>	Width of Bit Clock Low	V <sub>IL</sub> =0.6V	160			ns
t <sub>HBFL</sub>	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			n
t <sub>HBFS</sub>	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			n
t <sub>SFB</sub>	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	80			n
t <sub>DBD</sub>	Delay Time from BCLK <sub>X</sub> High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		140	ns
t <sub>DBTS</sub>	Delay Time to $\overline{TS_X}$ Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
t <sub>DZC</sub>	Delay Time from BCLK <sub>X</sub> Low to Data Output Disabled	$C_L = 0 pF$ to 150 pF	50		165	n
t <sub>DZF</sub>	Delay Time to Valid Data from $FS_X$ or $BCLK_X,$ Whichever Comes Later	C <sub>L</sub> =0 pF to 150 pF	20		165	n
t <sub>SDB</sub>	Set-Up Time from $D_R$ Valid to BCLK $_{R/X}$ Low		50			n
t <sub>HBD</sub>	Hold Time from $\operatorname{BCLK}_{R/X}$ Low to $D_R$ Invalid		50			n
t <sub>SF</sub>	Set-Up Time from $FS_{X/R}$ to BCLK <sub>X/R</sub> Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			n
t <sub>HF</sub>	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			n
t <sub>HBFI</sub>	Hold Time from 3rd Period of Bit Clock Low to Frame Sync $(FS_X \text{ or } FS_R)$	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			n
t <sub>WFL</sub>	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns





**Transmission Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
AMPLITU	IDE RESPONSE						
Absolute Levels (Definition of Nominal Gain)		Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrm	
t <sub>MAX</sub>	Virtual Decision Valve Defined Per CCITT Rec. G711	Max Overload Level TP3054 (3.17 dBm0) TP3057 (3.14 dBm0)		2.501 2.492		V <sub>PK</sub> V <sub>PK</sub>	
G <sub>XA</sub>	Transmit Gain, Absolute	$T_A = 25^{\circ}$ C, $V_{CC} = 5$ V, $V_{BB} = -5$ V Input at GS <sub>X</sub> = 0 dBm0 at 1020 Hz TP3054/57	-0.15		0.15	dB	
G <sub>XR</sub>	Transmit Gain, Relative to G <sub>XA</sub>		- 1.8 - 0.15 - 0.35 - 0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB dB dB	
G <sub>XAT</sub>	Absolute Transmit Gain Variation with Temperature	Relative to G <sub>XA</sub>	-0.1		0.1	dB	
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage	Relative to G <sub>XA</sub>	-0.05		0.05	dB	
G <sub>XRL</sub>	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = $-10 \text{ dBm0}$ VF <sub>X</sub> I <sup>+</sup> = $-40 \text{ dBm0}$ to $+3 \text{ dBm0}$ VF <sub>X</sub> I <sup>+</sup> = $-50 \text{ dBm0}$ to $-40 \text{ dBm0}$ VF <sub>X</sub> I <sup>+</sup> = $-55 \text{ dBm0}$ to $-50 \text{ dBm0}$	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB	
G <sub>RA</sub>	Receive Gain, Absolute	$\label{eq:TA} \begin{array}{l} T_A = 25^\circ C, \ V_{CC} = 5V, \ V_{BB} = -5V \\ Input = Digital \ Code \ Sequence \ for \\ 0 \ dBm0 \ Signal \ at \ 1020 \ Hz \\ TP3054/57 \end{array}$	-0.15		0.15	dB	
G <sub>RR</sub>	Receive Gain, Relative to G <sub>RA</sub>		-0.15 -0.35 -0.7		0.15 0.05 0 - 14	dB dB dB dB	
G <sub>RAT</sub>	Absolute Receive Gain Variation with Temperature	Relative to G <sub>RA</sub>	-0.1		0.1	dB	
G <sub>RAV</sub>	Absolute Receive Gain Variation with Supply Voltage	Relative to G <sub>RA</sub>	-0.05		0.05	dB	
G <sub>RRL</sub>	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded PCM Level = -40  dBm0 to  + 3  dBm0 = -50  dBm0 to  -40  dBm0 = -55  dBm0 to  -50  dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB	
	Receive Output Drive Level	$R_L = 600 \Omega$	-2.5		2.5	v	

**Transmission Characteristics** (Continued) Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	E DELAY DISTORTION WITH FREQU	ENCY				
D <sub>XA</sub>	Transmit Delay, Absolute	f=1600 Hz		290	315	μs
D <sub>XR</sub>	Transmit Delay, Relative to D <sub>XA</sub>	f=500 Hz-600 Hz		195	220	μs
		f=600 Hz-800 Hz		120	145	μs
		f=800 Hz-1000 Hz		50	75	μs
		f=1000 Hz-1600 Hz		20	40	μs
		f=1600 Hz-2600 Hz		55	75	μs
		f=2600 Hz-2800 Hz		80	105	μs
		f=2800 Hz-3000 Hz		130	155	μs
D <sub>RA</sub>	Receive Delay, Absolute	f=1600 Hz		180	200	μs
D <sub>RR</sub>	Receive Delay, Relative to D <sub>RA</sub>	f=500 Hz-1000 Hz	-40	-25		μs
		f=1000 Hz-1600 Hz	-30	-20		μs
		f=1600 Hz-2600 Hz		70	90	μs
		f=2600 Hz-2800 Hz		100	125	μs
		f=2800 Hz-3000 Hz		145	175	μs
NOISE						
N <sub>XC</sub>	Transmit Noise, C Message Weighted	TP3054		12	15	dBrnC
N <sub>XP</sub>	Transmit Noise, P Message Weighted	TP3057		-74	-67	dBmC
N <sub>RC</sub>	Receive Noise, C Message Weighted	PCM Code is Alternating Positive and Negative Zero — TP3054		8	11	dBrnC
N <sub>RP</sub>	Receive Noise, P Message Weighted	PCM Code Equals Positive Zero — TP3057		-82	-79	dBm0
N <sub>RS</sub>	Noise, Single Frequency	$f\!=\!0$ kHz to 100 kHz, Loop Around Measurement, $VF_XI^+\!=\!0$ Vrms			-53	dBm
PPSR <sub>X</sub>	Positive Power Supply Rejection, Transmit	$\begin{array}{l} VF_XI^+ = -50 \ dBm0 \\ V_{CC}\!=\!5.0 \ V_{DC}\!+100 \ mVrms \\ f\!=\!0 \ kHz\!-\!50 \ kHz \ (Note \ 2) \end{array}$	40			dBC
NPSR <sub>X</sub>	Negative Power Supply Rejection, Transmit	$VF_XI^+ = -50 \text{ dBm0}$ $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0  kHz - 50  kHz (Note 2)	40			dBC
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive	$\label{eq:Constraint} \begin{array}{l} \mbox{PCM Code Equals Positive Zero} \\ \mbox{V}_{CC} = 5.0 \ \mbox{V}_{DC} + 100 \ \mbox{mVrms} \\ \mbox{Measure VF}_{R}0 \\ f = 0 \ \mbox{Hz} - 4000 \ \mbox{Hz} \\ f = 4 \ \mbox{Hz} - 25 \ \mbox{Hz} \\ f = 25 \ \mbox{Hz} - 50 \ \mbox{Hz} \\ \end{array}$	40 40 36			dBC dB dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive	$\begin{array}{l} \mbox{PCM Code Equals Positive Zero} \\ \mbox{V}_{BB} = -5.0 \ \mbox{V}_{DC} + 100 \ \mbox{mVrms} \\ \mbox{Measure VF}_{R}0 \\ \mbox{f} = 0 \ \mbox{Hz} - 4000 \ \mbox{Hz} \\ \mbox{f} = 4 \ \mbox{Hz} - 25 \ \mbox{Hz} \\ \mbox{f} = 25 \ \mbox{Hz} - 50 \ \mbox{Hz} \end{array}$	40 40 36			dBC dB dB

**Transmission Characteristics** (Continued) Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC} = 5.0V, V_{BB} = -5.0V, T_A = 25^{\circ}C$ .

SOS	Spurious Out-of-Bai at the Channel Outp	•	5	Loo	p Aro	und M	ogeur	omont	0 40 0						-30		
		out 300 Hz to 34 at D <sub>R</sub> . 4600 Hz-					Hz Inj 0 Hz				d				-30		dB dB
						z-840		-							-40		dB
DISTORTI	<u></u>			84	400 H	z-100	,000	ΗZ							-30		dB
				0:					+- 0								
STD <sub>X</sub> STD <sub>R</sub>	Signal to Total Disto Transmit or Receive					al Test .0 dBn		bu (INC	ne S)			33					dBC
	Half-Channel					dBm0		30 dB	m0			36					dBC
					= -	-40 dE	3m0	XMT	-			29					dBC
								RC\				30					dBC
					= -	- 55 dE	3m0	XM1 RC\				14					dBC
	0							RU				15				_	dBC
SFD <sub>X</sub>	Single Frequency D Transmit	istortion,													-46		dB
SFD <sub>R</sub>	Single Frequency D Receive	istortion,	istortion,												-46		dB
IMD	Intermodulation Dis	ion Distortion			Loop Around Measurement, $VF_X^+ = -4 \text{ dBm0 to } -21 \text{ dBm0}$ , Two Frequencies in the Range 300 Hz-3400 Hz										-41		dB
CROSSTA	LK		1										1	1			
CT <sub>X-R</sub>	Transmit to Receive	Crosstal	k,	f = 3	300 Hz	z-340	0 Hz										
	0 dBm0 Transmit Le	evel		DR	= Quie	et PCN	1 Code	Э					-9	90	-75		dB
CT <sub>R-X</sub>	Receive to Transmi 0 dBm0 Receive Le		k,		300 Hz te 2)	z-340	0 Hz, '	VF <sub>X</sub> I=	Multito	one			- 9	90	-70		dB
			E		DING	FORM	ЛАТ А	TDX	Ουτρι	Л							
					тра	8054							TP3	057			
						.aw								.aw			
											· ·				Inversi	- '	
V <sub>IN</sub> (at GS	$S_X) = +$ Full-Scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
V <sub>IN</sub> (at GS	S <sub>X</sub> )=0V	{1	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1
		lo	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1
V <sub>IN</sub> (at GS	$S_X) = -Full-Scale$	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0
Note 2: PPS	isured by extrapolation fron R <sub>X</sub> , NPSR <sub>X</sub> , and CT <sub>R-X</sub> are ices are measured using C	measured	with a	a — 50 d	dBm0 a	ctivation	n signal				A-Law.						

## **Applications Information**

### POWER SUPPLIES


While the pins of the TP305X family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu F$  supply decoupling capacitors should be connected from this common ground point to V<sub>CC</sub> and V<sub>BB</sub>, as close to the device as possible.

For best performance, the ground point of each CODEC/ FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with 10  $\mu F$  capacitors.

### **RECEIVE GAIN ADJUSTMENT**

For applications where a TP305X family CODEC/filter receive output must drive a 600 $\Omega$  load, but a peak swing lower than  $\pm 2.5V$  is required, the receive gain can be easily adjusted by inserting a matched T-pad or  $\pi$ -pad at the output. Table II lists the required resistor values for 600 $\Omega$  terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600 $\Omega$  is obtained if the output impedance of the attenuator is in the range 282 $\Omega$  to 319 $\Omega$  (assuming a perfect transformer).





# Applications Information (Continued)


### TABLE II. Attentuator Tables for $Z1 = Z2 = 300\Omega$ (All Values in $\Omega$ )


(All Values in $\Omega$ )										
dB	R1	R2	R3	R4						
0.1	1.7	26k	3.5	52k						
0.2	3.5	13k	6.9	26k						
0.3	5.2	8.7k	10.4	17.4k						
0.4	6.9	6.5k	13.8	13k						
0.5	8.5	5.2k	17.3	10.5k						
0.6	10.4	4.4k	21.3	8.7k						
0.7	12.1	3.7k	24.2	7.5k						
0.8	13.8	3.3k	27.7	6.5k						
0.9	15.5	2.9k	31.1	5.8k						
1.0	17.3	2.61	34.6	5.2k						
2	34.4	1.3k	70	2.6k						
3	51.3	850	107	1.8k						
4	68	650	144	1.3k						
5	84	494	183	1.1k						
6	100	402	224	900						
7	115	380	269	785						
8	379	284	317	698						
9	143	244	370	630						
10	156	211	427	527						
11	168	184	490	535						
12	180	161	550	500						
13	190	142	635	473						
14	200	125	720	450						
15	210	110	816	430						
16	218	98	924	413						
18	233	77	1.17k	386						
20	246	61	1.5k	366						

# **Typical Synchronous Application**









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.