

September 1983 Revised July 2003

# MM74HC154 4-to-16 Line Decoder

#### **General Description**

The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high noise immunity, and low power consumption of CMOS with speeds similar to low power Schottky TTL circuits.

The MM74HC154 have 4 binary select inputs (A, B, C, and D). If the device is enabled these inputs determine which one of the 16 normally HIGH outputs will go LOW. Two active LOW enables (G1 and G2) are provided to ease cascading of decoders with little or no external logic.

Each output can drive 10 low power Schottky TTL equivalent loads, and is functionally and pin equivalent to the 74LS154. All inputs are protected from damage due to static discharge by diodes to  $\rm V_{CC}$  and ground.

#### **Features**

- Typical propagation delay: 21 ns
- Power supply quiescent current: 80 μA
- Wide power supply voltage range: 2–6V
- Low input current: 1 µA maximum


### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC154WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC154MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC154N	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**

#### Pin Assignments for DIP, SOIC and TSSOP




#### **Truth Table**

Inputs						Low
G1	G2	D	С	В	Α	Output (Note 1)
L	L	L	L	L	L	0
L	L	L	L	L	Н	1
L	L	L	L	Н	L	2
L	L	L	L	Н	Н	3
L	L	L	Н	L	L	4
L	L	L	Н	L	Н	5
L	L	L	Н	Н	L	6
L	L	L	Н	Н	Н	7
L	L	Н	L	L	L	8
L	L	Н	L	L	Н	9
L	L	Н	L	Н	L	10
L	L	Н	L	Н	Н	11
L	L	Н	Н	L	L	12
L	L	Н	Н	L	Н	13
L	L	Н	Н	Н	L	14
L	L	Н	Н	Н	Н	15
L	Н	Χ	Χ	Χ	Χ	_
Н	L	Χ	Χ	Χ	Χ	_
Н	Н	Χ	Χ	Χ	Χ	_

Note 1: All others HIGH

© 2003 Fairchild Semiconductor Corporation

DS005122



## Absolute Maximum Ratings(Note 2)

(Note 3)

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC}$ +1.5V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW

S.O. Package only 500 mW

Lead Temperature (T<sub>L</sub>) (Soldering 10 seconds)

# DC Electrical Characteristics (Note 5)

Recommended	Operating
Conditions	_

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage ( $V_{IN}$ , $V_{OUT}$ )	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_{\rm f}, t_{\rm f}) \ V_{\rm CC} = 2.0 V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 2: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 3: Unless otherwise specified all voltages are referenced to ground. Note 4: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	Units
		Conditions	- 00	Тур	Guar	anteed Limits	
V <sub>IH</sub>	Minimum HIGH		2.0V		1.5	1.5	
	Level Input		4.5V		3.15	3.15	V
	Voltage		6.0V		4.2	4.2	
V <sub>IL</sub>	Maximum LOW		2.0V		0.5	0.5	
	Level Input		4.5V		1.35	1.35	V
	Voltage		6.0V		1.8	1.8	
V <sub>OH</sub>	Minimum HIGH	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Level Output	I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	
	Voltage		4.5V	4.5	4.4	4.4	V
			6.0V	6.0	5.9	5.9	
		$V_{IN} = V_{IH}$ or $V_{IL}$					
		I <sub>OUT</sub>   ≤ 4.0 mA	4.5V	4.2	3.98	3.84	.,
		I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	5.7	5.48	5.34	V
V <sub>OL</sub>	Maximum LOW	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Level Output	$ I_{OUT}  \le 20 \mu A$	2.0V	0	0.1	0.1	
	Voltage		4.5V	0	0.1	0.1	V
			6.0V	0	0.1	0.1	
		$V_{IN} = V_{IH}$ or $V_{IL}$					
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	V
		I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	0.2	0.26	0.33	V
I <sub>IN</sub>	Maximum	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	μА
	Input Current						
I <sub>CC</sub>	Maximum	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	μА
	Quiescent	$I_{OUT} = 0 \mu A$					
	Supply Current						
							L

260°C

Note 5: For a power supply of 5V  $\pm$ 10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}$  = 5.5V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

## **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, $\overline{G1}$ , $\overline{G2}$ or A, B, C, D		21	32	ns

#### **AC Electrical Characteristics**


 $\text{V}_{CC} = 2.0 \text{V}$  to 6.0V,  $C_L = 50$  pF,  $t_\text{f} = t_\text{f} = 6$  ns (unless otherwise specified)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	Units
Symbol				Тур	Guara	anteed Limits	Oints
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V	63	160	190	
	Delay, G1 or G2		4.5V	24	36	42	ns
	or A, B, C, D		6.0V	20	30	35	
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output		2.0V	25	75	95	
	Rise and Fall Time		4.5V	7	15	19	ns
			6.0V	6	13	16	
C <sub>PD</sub>	Power Dissipation			90			pF
	Capacitance (Note 6)			90			þг
C <sub>IN</sub>	Maximum Input			5	10	10	pF
	Capacitance			3	10	10	þΓ


Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .



5



N24C (REV F)



24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com