## **Not Recommended for New Designs**

This product was manufactured for Maxim by an outside wafer foundry using a process that is no longer available. It is not recommended for new designs. The data sheet remains available for existing users.

A Maxim replacement or an industry second-source may be available. Please see the QuickView data sheet for this part or contact technical support for assistance.

For further information, contact Maxim's Applications Tech Support.



### **General Description**

The MAX408/428/448 are high speed general purpose monolithic operational amplifiers in a single, dual or quad package, that are useful for signal frequencies extending into the video range. These Op Amps function in gain configurations greater-than or equal-to 3. High output current allows large capacitive loads to be driven at high speeds.

Open-loop voltage gain of 10k V/V and high slew rate of 90V/µs make the MAX408/428/448 ideal for analog amplification and high speed signal processing. 100MHz gain bandwidth and a  $\pm 0.1\%$  settling time of I50ns make each amplifier ideal for fast data conversion systems.

The amplifiers are capable of driving back terminated transmission lines of  $75\Omega$  with amplitudes of 5V peak-

Along with the high speed and output drive capability, a 35nA offset current and trimmable offset voltage make the MAX408/428/448 optimal for signal conditioning applications where accuracy must be maintained.

### **Applications**

Video Amplifiers Test Equipment Waveform Generators Video Distribution **Pulse Amplifiers** 

#### **Features**

♦ Fast Settling Time: ±0.1% In 150ns

♦ High Slew Rate: 90V/µs

♦ Large Gain Bandwidth: 100MHz

♦ Full Power Bandwidth: 4.8MHz at 6V p-p

**♦** Ease of Use: Internally Compensated for ACL ≥ 3 with 50°-60° Phase Margin

**♦ Low Supply Voltage Operation: ±4V** 

♦ Wide Input Voltage Range: Within 1.5V of V+ and 0.5V of V-

♦ Minimal Crosstalk: >90dB Separation (MAX428/448)


**♦ Short Circuit Protection** 

### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX408ACPA	0°C to +70°C	8 Lead Plastic DIP
MAX408ACSA	0°C to +70°C	8 Lead Small Outline
MAX408CPA	0°C to +70°C	8 Lead Plastic DIP
MAX408CSA	0°C to +70°C	8 Lead Small Outline
MAX408C/D	0°C to +70°C	Dice

Ordering Information continued at end of data sheet.

## Pin Configurations



NIXIN

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltages	+6V
Differential Input Voltage	+9V
Common Mode Input Voltage	
Output Short Circuit Current Duration	Indefinite
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C	)727mW
8-Pin SO (derate 5.88mW/°C above +70°C)	471mW

14-Pin Plastic DIP	
(derate 10.00mW/°C above +70°C)	
14-Pin SO (derate 8.33mW/°C above +70°C)	667mW
Operating Temperature Range	
Commercial (MAX4_8AC/C)0°C	to +70°C
Storage Temperature Range65°C t	o +150°C
Lead Temperature (Soldering, 60 seconds)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—MAX408**

 $(V_S = \pm 5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 

PARAMETER SYMBOL CONDITIONS		MAX408C			MAX408AC			UNITS	
PARAMETER	STIMBUL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONITS
Input Offset Voltage	Vos	T <sub>A</sub> = 25°C 0°C ≤ T <sub>A</sub> ≤ 70°C		5 8	12 16		3 5	6 10	mV
Average Offset Voltage Drift	ΔV <sub>OS</sub> /ΔT	0°C ≤ T <sub>A</sub> ≤ 70°C		20			20		μV/°C
Input Bias Current	ΙΒ			650	1100		650	1100	nA
Input Offset Current	los	T <sub>A</sub> = 25°C 0°C ≤ T <sub>A</sub> ≤ 70°C		35 70	120 200		35 70	120 200	nA
Input Common Mode Range	Vсм		+3	+3.5 -4.5		+3	+3.5 -4.5		V
Differential Input Resistance	RIND	(Note 1)	3	10		3	10		МΩ
Common Mode Input Resistance	RINC	(Note 1)	4	8		4	8		MΩ
Differential Input Capacitance	CIND			2			2		pF
Common Mode Input Capacitance	CINC			3			3		pF
Input Voltage Noise	eN	BW = 10Hz to 100kHz		12			12		μV <sub>RMS</sub>
Open Loop Voltage Gain	Av	$V_{OUT} = \pm 3V$ , $R_L = 2k\Omega$	2	5		5	10		V/mV
Output Voltage Swing	Vout	$R_{L} = 2k\Omega$ $R_{L} = 150\Omega$	±3.5 ±2.0	±2.4		±3.5 ±2.5	±2.7		V
Power Supply Current	IS			7	10		7	10	mA
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2V$	60	70		60	70		dB
Power Supply Rejection Ratio	PSRR	$\Delta V_{PS} = \pm 0.5 V$	60	66		60	66		dB
Slew Rate (Note 1)	SR	10-90% of Leading Edge (Figure 1)	60	90		60	90		V/µS
Settling Time	ts	To ±0.1% (±4mV) of Final Value (Figure 1) (Note 1)		150	200		150	200	ns
Gain Bandwidth Product	GBW			100			100		MHz

Note 1: Not tested, guaranteed by design.

2 /V|/1X|/VI

### **ELECTRICAL CHARACTERISTICS—MAX428**

( $V_S = \pm 5V$ ,  $T_A = +25$ °C, unless otherwise noted.)

Input Offset Voltage  Average Offset Voltage Drift	VOS ΔVOS/ΔT	CONDITIONS $T_A = 25^{\circ}C$ $0^{\circ}C \le T_A \le 70^{\circ}C$ $0^{\circ}C \le T_A \le 70^{\circ}C$	MIN	<b>TYP</b> 5	MAX	MIN	TYP	MAX	UNITS
Average Offset Voltage Drift	ΔV <sub>OS</sub> /ΔT	0°C ≤ T <sub>A</sub> ≤ 70°C		5				, 171	UNITS
0		0°C < T <sub>A</sub> < 70°C		8	12 16		3 5	6 10	mV
		OCSIAS/OC		20			20		μV/°C
Input Bias Current	lΒ	$T_A = 25^{\circ}C$ $0^{\circ}C \le T_A \le 70^{\circ}C$		650	1100 1700		650	1100 1700	mA
Input Offset Current	Ios			35	120		35	120	nA
Input Common Mode Range	V <sub>CM</sub>		+3	+3.5 -4.5		+3	+3.5 -4.5		V
Differential Input Resistance	RIND	(Note 1)	3	10		3	10		MΩ
Common Mode Input Resistance	RINC	(Note 1)	4	8		4	8		МΩ
Differential Input Capacitance	CIND			2			2		pF
Common Mode Input Capacitance	CINC			3			3		pF
Input Voltage Noise	eN	BW = 10Hz to 100kHz		12			12		μV <sub>RMS</sub>
Open Loop Voltage Gain	Av	$V_{OUT} = \pm 3V$ , $R_L = 2k\Omega$	2	5		5	10		V/mV
Output Voltage Swing	V <sub>OUT</sub>	$R_{L} = 2k\Omega$ $R_{L} = 150\Omega$	±3.5 ±2.0	±2.4		±3.5 ±2.5	±2.7		V
Power Supply Current (Both Amplifiers)	Is			15	20		15	20	mA
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ±2V	60	70		60	70		dB
Power Supply Rejection Ratio	PSRR	$\Delta V_{PS} = \pm 0.5 V$	60	66		60	66		dB
Slew Rate (Note 1)	SR	10–90% of Leading Edge (Figure 1)	60	90		60	90		V/µS
Settling Time	ts	To ±0.1% (±4mV) of Final Value (Figure 1) (Note 1)		150	200		150	200	ns
Gain Bandwidth Product	GBW			100			100		MHz

Note 1: Not tested, guaranteed by design.

### **ELECTRICAL CHARACTERISTICS—MAX448**

 $(V_S = \pm 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

DADAMETED	SYMBOL	CONDITIONS	ĺ	MAX408C	;	N	IAX408A	C	UNITS
PARAMETER	STWIBUL	L CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos	T <sub>A</sub> = 25°C 0°C ≤ T <sub>A</sub> ≤ 70°C		5 8	12 16		3 5	6 10	mV
Average Offset Voltage Drift	ΔVos/ΔT	0°C < T <sub>A</sub> ≤ 70°C		20			20		μV/°C
Input Bias Current	lΒ	$T_A = 25^{\circ}C$ $0^{\circ}C \le T_A \le 70^{\circ}C$		650	1100 1700		650	1100 1700	nA
Input Offset Current	los			35	120		35	120	nA
Input Common Mode Range	V <sub>CM</sub>		+3 -4	+3.5 -4.5		+3 -4	+3.5 -4.5		V
Differential Input Resistance	RIND	(Note 1)	3	10		3	10		ΜΩ
Common Mode Input Resistance	RINC	(Note 1)	4	8		4	8		ΜΩ
Differential Input Capacitance	CIND			2					pF
Common Mode Input Capacitance	CINC			3			3		pF
Input Voltage Noise	eN	BW = 10Hz to 100kHz		12			12		μV <sub>RMS</sub>
Open Loop Voltage Gain	Ay	$V_{OUT} = \pm 3V$ , $R_L = 2k\Omega$	2	5		4	10		V/mV
Output Voltage Swing	Vout	$R_{L} = 2k\Omega$ $R_{L} = 150\Omega$	±3.5 ±2.0	±2.4		±3.5 ±2.5	±2.7		V
Power Supply Current (All Four Amplifiers)	Is			30	40		30	40	mA
Power Supply Rejection Ratio	PSRR	$\Delta V_{PS} = \pm 0.5 V$	60	66		60	66		dB
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2V$	60	70		60	70		dB
Slew Rate (Note 1)	SR	10–90% of Leading Edge (Figure 1)	60	90		60	90		V/µS
Settling Time	ts	To ±0.1% (±4mV) of Final Value (Figure 1) (Note 1)		150	200		150	200	ns
Gain Bandwidth Product	GBW			100			100		MHz

Note 1: Not tested, guaranteed by design.

### AC CHARACTERISTICS—MAX408/428/448


 $(V_S = \pm 5V, T_A = +25^{\circ}C, \text{ unless otherwise specified.})$ 

PARAMETER	SYMBOL	CONDITIONS	MAX4XXC		MAX4XXC		;	UNITS		
FARAMETER	STWIBOL	CONDITIONS	MIN	MIN TYP MAX		MIN	TYP	MAX	Oitilo	
Small Signal Rise/Fall Time	tr/tf	$e_{O} = \pm 100 \text{mV}$ 10-90% (Figure 1)		7			7		ns	
Full Power Bandwidth	BWFP	$R_L = 2k\Omega$ , $C_L = 50pF$ $V_{OUT} = 6Vp-p$		4.8			4.8		MHz	
Amp-Amp Crosstalk (MAX428/448)		Input Referenced f = 10kHz		-96			-96		dB	

4 \_\_\_\_\_\_*NIXIN* 

### Typical Operating Characteristics


 $(V_S = \pm 5, T_A = +25^{\circ}C, \text{ unless otherwise stated and apply for each individual op amp where applicable.)}$ 





NIXIN


### **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




















Figure 1A. Settling Time and Slew Rate Test Circuit




Figure 1B. Large Signal Response




Figure 1C. Small Signal Response

## Application Information

#### **AC Characteristics**

The 35MHz 10dB crossover point of the MAX408/428/448 is achieved without feed forward compensation, a technique which can produce long tails in the recovery characteristic. The single pole rolloff follows the classic 20dB/decade slope to frequencies approaching 50MHz. The 10dB (3.2V/V) phase margin of 50°, even with a capacitive load of 50pF, gives stable and predictable performance down to non-inverting gain configurations of approximately 3V/V (inverting gains of -2V/V). At frequencies beyond 50MHz, the 20dB/decade slope is disturbed by an output stage zero, the damping factor of which is dependent upon the RL, CL load combination. This results in loss of gain

margin (gain at loop phase =  $360^{\circ}$ ) at frequencies of 70 to 100MHz which at a gain margin of 5dB (R<sub>L</sub> = 2k, C<sub>L</sub> = 5pF) results in a peak in the gain of 3 amplifier configurations as shown in Figures 3 and 4.

Figure 3 shows a blow up of the open loop characteristics in the 10MHz to 200MHz frequency range, as well as the corresponding closed loop characteristics for a gain of three non-inverting amplifier at similar load conditions. It should be noted that the open loop characteristic does not show the additional phase shift covered by the input capacitance pole. This is why the closed loop peaking at 30 to 40MHz is greater than what would be expected from the 50 to 60 degrees of phase margin indicated by the open loop characteristics. Corresponding small signal step response characteristics show well-behaved pulse waveforms with 16–33% overshoot.

The input capacitive pole can be neutralized by adding a feedback capacitor to R<sub>2</sub>. The value of capacitance is selected according to R<sub>1</sub> C<sub>IN</sub> = R<sub>2</sub>C<sub>FB</sub>, where C<sub>IN</sub> is the sum of the common mode and differential input capacitance  $\approx$ 5pF. For R<sub>2</sub> = 2R<sub>1</sub>, C<sub>FB</sub> = C<sub>IN/2</sub>  $\approx$  2.5pF.

Figure 4 shows the results of this feedback capacitor addition. Neutralizing the input capacitance demonstrates the peaking that can result from the loss of gain margin at 70 to 100MHz. As the load time constant

(R<sub>L</sub>C<sub>L</sub>) increases the peaking gets progressively worse  $\approx$ 6dB at R<sub>L</sub> = 2K, C<sub>L</sub> = 50pF. The step response waveforms are as expected with a very strong 88MHz ring being exhibited at R<sub>L</sub> = 2k, C<sub>L</sub> = 50pF and no overshoot at R<sub>L</sub> = 50 $\Omega$ , CL = 5pF.

#### **Layout Considerations**

As with any high-speed wideband amplifier, certain layout considerations are necessary to ensure stable operation. All connections to the amplifier should remain as short as possible, and the power supplies bypassed with 0.1µF capacitors to signal ground. It is suggested that a ground plane be considered as the best method for ensuring stability because it minimizes stray inductance and unwanted coupling in the ground signal paths.

To minimize capacitive effects, resistor values should be kept as small as possible, consistent with the application.

#### MAX408 Offset Voltage Nulling

The configuration of Figure 2 will give a typical Vos nulling range of  $\pm 15$ mV. If a smaller adjustment range is desired, resistor values R1 and R2 can be increased accordingly. For example, at R1 = 3.6k $\Omega$ , the adjustment range is  $\pm 5$ mV. Since pins 1 and 5 are not part of the signal path, AC characteristics are left undisturbed.







Figure 2. Vos Nulling Method for MAX408



Simplified Schematic. For MAX428/448 omit balance pins.

MIXIM









Figure 3. Frequency and Time Domain Response Characteristics,  $A_V = 3$ 








Figure 4. Response Characteristics with Input Pole Cancellation, Av = 3

0 \_\_\_\_\_\_\_/N/X//N

## Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX428A_CPA	0°C to +70°C	8 Lead Plastic DIP
MAX428ACSA	0°C to +70°C	8 Lead Small Outline
MAX428CPA	0°C to +70°C	8 Lead Plastic DIP
MAX428CSA	0°C to +70°C	8 Lead Small Outline
MAX428C/D	0°C to +70°C	Dice
MAX448ACPD	0°C to +70°C	14 Lead Plastic DIP
MAX448ACSD	0°C to +70°C	14 Lead Small Outline
MAX448CPD	0°C to +70°C	14 Lead Plastic DIP
MAX448CSD	0°C to +70°C	14 Lead Small Outline
MAX448C/D	0°C to +70°C	Dice

**NOTES** 

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1997 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.