

Microprocessor With Clock and Optional RAM


The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing VCC standby; thus, facilitating memory retention during a power-down situation.

The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 64K words.

- On-Chip Clock Circuit
- 128 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the MC6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability

3

TYPICAL MICROCOMPUTER



This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range MC6802, MC680A02, MC680B02 MC6802C, MC680A02C	T _A	0 to +70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient) Plastic	θ _{JA}	100	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

where:

- T_A = Ambient Temperature, °C
- θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W
- P_D = P_{INT} + P_{PORT}
- P_{INT} = I_{CC} × V_{CC}, Watts — Chip Internal Power
- P_{PORT} = Port Power Dissipation, Watts — User Determined

For most applications P_{PORT} < P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

MC6802

DC ELECTRICAL CHARACTERISTICS (V_{DD} = +5.0 Vdc ± 0.5%, V_{SS} = 0, T_A = 0 to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage Logic, EXTAL, RESET	V _{IH}	V _{SS} + 2.0 V _{SS} + 4.0	—	V _{CC} V _{CC}	V
Input Low Voltage Logic, EXTAL, RESET	V _{IL}	V _{SS} - 0.3	—	V _{SS} + 0.8	V
Input Leakage Current (V _{in} = 0 to 5.25 V, V _{DD} = max)	I _{in}	—	1.0	2.5	μA
Output High Voltage (I _{Load} = -205 μA, V _{CC} = min) (I _{Load} = -145 μA, V _{CC} = min) (I _{Load} = -100 μA, V _{CC} = min)	V _{OH}	V _{SS} + 2.4 V _{SS} + 2.4 V _{SS} + 2.4	— — —	— — —	V
Output Low Voltage (I _{Load} = 1.6 mA, V _{CC} = min)	V _{OL}	—	—	V _{SS} + 0.4	V
Internal Power Dissipation (Measured at T _A = 0°C)	P _{INT}	—	0.750	1.0	W
V _{DD} Standby	V _{SBB} V _{SB}	4.0 4.75	— —	5.25 5.25	V
Standby Current	I _{SBB}	—	—	8.0	mA
Capacitance # (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	C _{in} C _{out}	— —	10 6.5	12.5 10 12	pF

*In power-down mode, maximum power dissipation is less than 42 mW.
#Capacitances are periodically sampled rather than 100% tested.

CONTROL TIMING (V_{CC} = 5.0 V ± 5%, V_{SS} = 0, T_A = T_L to T_H), unless otherwise noted)

Characteristic	Symbol	MC6802		MC68A02		MC68B02		Unit
		Min	Max	Min	Max	Min	Max	
Frequency of Operation	f _O	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	f _{XTAL}	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf _O	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t _{rc}	100	—	100	—	100	—	ms
Processor Controls (HALT, MR, RE, RESET, IRQ NMI) Processor Control Setup Time Processor Control Rise and Fall Time (Does Not Apply to RESET)	t _{PCS} t _{PCr} t _{PCf}	200 —	— 100	140 —	— 100	110 —	— 100	ns


BUS TIMING CHARACTERISTICS

Ident. Number	Characteristic	Symbol	MC6802		MC68A02		MC68B02		Unit
			Min	Max	Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	1.0	10	0.667	10	0.5	10	μs
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	t_r, t_f	—	25	—	25	—	25	ns
9	Address Hold Time*	t_{AH}	20	—	20	—	20	—	ns
12	Non-Muxed Address Valid Time to E (see Note 4)	t_{AV1} t_{AV2}	160 —	— 270	100 —	— —	50 —	— —	ns
17	Read Data Setup Time	t_{DSR}	100	—	70	—	60	—	ns
18	Read Data Hold Time	t_{DHR}	10	—	10	—	10	—	ns
19	Write Data Delay Time	t_{DDW}	—	225	—	170	—	160	ns
21	Write Data Hold Time*	t_{DHW}	30	—	20	—	20	—	ns
29	Usable Access Time (see Note 4)	t_{ACC}	535	—	335	—	235	—	ns

*Address and data hold times are periodically tested rather than 100% tested.



FIGURE 2 — BUS TIMING



NOTES:

1. Voltage levels shown are $V_L \leq 0.4 V$, $V_H \geq 2.4 V$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
3. Usable access time is computed by: $12 + 3 + 4 - 17$.
4. If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68B02). On-board RAM can be used for data storage with all parts.
5. All electrical and control characteristics are referenced from: $T_L = 0^\circ C$ minimum and $T_H = 70^\circ C$ maximum.

FIGURE 3 — BUS TIMING TEST LOAD

C = 130 pF for D0-D7, E
 = 90 pF for A0-A15, R/W, and VMA
 = 30 pF for BA
 R = 11.7 kΩ for D0-D7, E
 = 16.5 kΩ for A0-A15, R/W, and VMA
 = 24 kΩ for BA




FIGURE 4 — TYPICAL DATA BUS OUTPUT DELAY versus CAPACITIVE LOADING




FIGURE 5 — TYPICAL READ/WRITE, VMA AND ADDRESS OUTPUT DELAY versus CAPACITIVE LOADING





FIGURE 6 — EXPANDED BLOCK DIAGRAM



3

MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 1. As shown, the number and configuration of the registers are the same as for the MC6800. The 128 × 8-bit RAM* has been added to the basic MPU. The first 32 bytes can be retained during powerup and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

PROGRAM COUNTER

The program counter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external pushdown/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.



*If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02 and MC68B02). On-board RAM can be used for data storage with all parts.

FIGURE 7 — PROGRAMMING MODEL OF THE MICROPROCESSING UNIT





FIGURE 8 — SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK

SP = Stack Pointer
 CC = Condition Codes (Also called the Processor Status Byte)
 ACCB = Accumulator B
 ACCA = Accumulator A
 IXH = Index Register, Higher Order 8 Bits
 IXL = Index Register, Lower Order 8 Bits
 PCH = Program Counter, Higher Order 8 Bits
 PCL = Program Counter, Lower Order 8 Bits



MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBE, $\phi 1$, $\phi 2$ input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready (MR)

VCC Standby

Enable $\phi 2$ Output (E)

The following is a summary of the MPU signals:

ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the HALT mode, the machine will stop at the end of an instruc-

tion, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur t_{PCS} before the rising edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA) — The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the

WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST (\overline{IRQ})

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The \overline{HALT} line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while \overline{HALT} is low.

A nominal 3 k Ω pullup resistor to V_{CC} should be used for wire-OR and optimum control of interrupts. \overline{IRQ} may be tied directly to V_{CC} if not used.

RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively.

\overline{RESET} , when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the t_{rc} power-up reset that is required.

When \overline{RESET} is released it *must* go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset.

NON-MASKABLE INTERRUPT (\overline{NMI})

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the \overline{NMI} signal. The interrupt mask bit in the condition code register has no effect on \overline{NMI} .

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k Ω pullup resistor to V_{CC} should be used for wire-OR and optimum control of interrupts. \overline{NMI} may be tied





FIGURE 9 — POWER-UP AND RESET TIMING



NOTE: If option 1 is chosen, \overline{RESET} and RE pins can be tied together.

directly to V_{CC} if not used.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

TABLE 1 — MEMORY MAP FOR INTERRUPT VECTORS

Vector		Description
MS	LS	
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request






FIGURE 11 — MPU FLOWCHART




3

FIGURE 12 – CRYSTAL SPECIFICATIONS



Y1	C _{in}	C _{out}
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading




Nominal Crystal Parameters*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
R _S	60 Ω	50 Ω	30-50 Ω	20-40 Ω
C ₀	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C ₁	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
Q	> 40K	> 30K	> 20K	> 20K

* These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 13 – SUGGESTED PC BOARD LAYOUT


Example of Board Design Using the Crystal Oscillator




3



FIGURE 15 — MR NEGATIVE SETUP TIME REQUIREMENT



The E clock will be stretched at end of E high of the cycle during which MR negative meets the t_{PCS} setup time, referenced to the fall of E. If the t_{PCS} setup time is not met, E will be stretched at the end of the next E-high $\frac{1}{2}$ cycle, total multiples of $\frac{1}{2}$ cycles.



The E clock will resume normal operation at the end of the $\frac{1}{2}$ cycle during which MR assertion meets the t_{PCS} setup time is referenced to transitions of E were it not stretched. If t_{PCS} setup time is not met, E will fall at the second possible t_{PCS} asserted. There is no direct means of determining when the t_{PCS} references occur, unless the synchronizing circuit

resonant fundamental crystal (see Figure 12). A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than $t_{PW_{\text{HL}}}$. The MC6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the $4x f_{\text{E}}$ signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to V_{CC}) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is t_{cyc} .

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to $\phi 2$ on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

V_{CC} STANDBY

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at V_{SB} maximum is I_{SBB} .

summary of the addressing modes for a can be found in Table 7 along with the execution time that is given in machir frequency of 1 MHz, these times woul

ACCUMULATOR (ACCX) ADDRESSI

In accumulator only addressing, eit accumulator B is specified. These are i

IMMEDIATE ADDRESSING

In immediate addressing, the operat second byte of the instruction except have the operand in the second and instruction. The MPU addresses this loc the immediate instruction for executio three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of t ed in the second byte of the instructi allows the user to directly address the l machine, i.e., locations zero through ; tion times are achieved by storing data most configurations, it should be a rar These are two-byte instructions.

EXTENDED ADDRESSING

In extended addressing, the addres cond byte of the instruction is used as the address of the operand. The third is used as the lower eight bits of the ad This is an absolute address in memory instructions.

INDEXED ADDRESSING

In indexed addressing, the addres cond byte of the instruction is added lowest eight bits in the MPU. The can higher order eight bits of the index then used to address memory. The m in a temporary address register so the index register. These are two-byte int

ABA	Add Accumulators	CLR	Clear	PUL	Push Data
ADC	Add with Carry	CLV	Clear Overflow	ROL	Rotate Left
ADD	Add	CMP	Compare	ROR	Rotate Right
AND	Logical And	COM	Complement	RTI	Return from Interrupt
ASL	Arithmetic Shift Left	CPX	Compare Index Register	RTS	Return from Subroutine
ASR	Arithmetic Shift Right	DAA	Decimal Adjust	SBA	Subtract Accumulator
BCC	Branch if Carry Clear	DEC	Decrement	SBC	Subtract with Carry
BCS	Branch if Carry Set	DES	Decrement Stack Pointer	SEC	Set Carry
BEQ	Branch if Equal to Zero	DEX	Decrement Index Register	SEI	Set Interrupt Mask
BGE	Branch if Greater or Equal Zero	EOR	Exclusive OR	SEV	Set Overflow
BGT	Branch if Greater than Zero	INC	Increment	STA	Store Accumulator
BHI	Branch if Higher	INS	Increment Stack Pointer	STS	Store Stack Register
BIT	Bit Test	INX	Increment Index Register	STX	Store Index Register
BLE	Branch if Less or Equal	JMP	Jump	SUB	Subtract
BLS	Branch if Lower or Same	JSR	Jump to Subroutine	SWI	Software Interrupt
BLT	Branch if Less than Zero	LDA	Load Accumulator	TAB	Transfer Accumulator
BMI	Branch if Minus	LDS	Load Stack Pointer	TAP	Transfer Accumulator
BNE	Branch if Not Equal to Zero	LDX	Load Index Register	TBA	Transfer Accumulator
BPL	Branch if Plus	LSR	Logical Shift Right	TPA	Transfer Condition
BRA	Branch Always	NEG	Negate	TST	Test
BSR	Branch to Subroutine	NOP	No Operation	TSX	Transfer Stack Pointer
BVC	Branch if Overflow Clear	ORA	Inclusive OR Accumulator	TXS	Transfer Index Register
BVS	Branch if Overflow Set	PSH	Push Data	WAI	Wait for Interrupt
CBA	Compare Accumulators				
CLC	Clear Carry				
CLI	Clear Interrupt Mask				

Compare Against Constant, 1's	COM			63	3	2	73	6	3	71	2	1	A - B	
	COMA									43	2	3	M - M	
	COMB									53	2	1	A - A	
Compare Against Register	RCR			60	1	2	10	6	3				B - B	
	RCRA									40	2	1	00 M - M	
	RCRB									50	2	1	00 A - A	
Decimal Adjust A	DAA									19	2	1	00 B - B	
Decrement	DEC			64	2	2	1A	6	3				Converts Binary Add of BCD Characters into BCD Format	
	DECA									4A	2	1	M - M	
	DECB									5A	2	1	A - A	
Exclusive OR	EOR	88	2	2	88	3	2	48	5	3	88	4	3	B - B
	EORA	88	2	2	88	3	2	48	5	3	18	4	3	ACOM - A
	EORB	88	2	2	88	3	2	48	5	3	18	4	3	ACOM - B
Increment	INC			8C	1	2	7C	6	3				M - M - M	
	INCA									4E	2	1	A - A	
	INCB									5C	2	1	B - B	
Load Accumulator	LDA	86	2	2	86	3	2	46	5	3	86	4	3	M - A
	LDAH	86	2	2	86	3	2	46	5	3	16	4	3	M - B
Or, Immediate	ORA	8A	2	2	8A	3	2	4A	5	3	8A	4	3	A + M - A
	ORAB	8A	2	2	8A	3	2	4A	5	3	1A	4	3	B + M - B
Push Data	PSHA									36	4	1	A - M, SP - 1 - SP	
	PSHB									37	4	1	B - M, SP - 1 - SP	
Pop Data	PULA									32	4	1	SP - 1 - SP, M - A	
	PULB									33	4	1	SP - 1 - SP, M - B	
Rotate Left	ROL			89	3	1	79	6	3				M	
	ROLA									49	2	1	A	
	ROLB									59	2	1	B	
Rotate Right	ROR			8B	3	2	7B	6	3				M	
	RORA									4B	2	1	A	
	RORB									5B	2	1	B	
Shift Left Arithmetic	ASL			8D	2	2	7D	6	3				M	
	ASLA									4D	2	1	A	
	ASLB									5D	2	1	B	
Shift Right Arithmetic	ASR			8E	2	2	7E	6	3				M	
	ASRA									4E	2	1	A	
	ASRB									5E	2	1	B	
Shift Right Logical	LSR			84	1	2	74	6	3				M	
	LSRA									44	2	1	A	
	LSRB									54	2	1	B	
Store Accumulator	STA			87	4	2	A7	6	3	B7	5	3	A - M	
	STAB			87	4	2	A7	6	3	F7	5	3	B - M	
Subtract	SUB	88	2	2	88	3	2	A0	5	2	80	6	3	A - M - A
	SUBA	88	2	2	88	3	2	A0	5	2	F0	6	3	B - M - B
Subtract Accumulator	SBA									10	2	1	A - B - A	
Subtr with Carry	SBCA	82	1	2	82	3	2	A2	5	2	82	4	3	A - M - C - A
	SBCB	82	1	2	82	3	2	A2	5	2	12	4	3	B - M - C - B
Transfer Accumulator	TAB									18	2	1	A - B	
	TBA									17	2	1	B - A	
Test Zero or Minus	TSZ			8D	2	2	7D	6	3				M - 00	
	TSZA									8D	2	1	A - 00	
	TSZB									9D	2	1	B - 00	

LEGEND

OP - Operation Code Interval Multi
 ~ - Number of MPU Cycles
 = - Number of Program Bytes
 - - Arithmetic Plus
 - - Arithmetic Minus
 - - Binary AND
 M - Contents of memory location pointed to by Stack Pointer

Note - Appropriate addressing mode instructions are included in the column for IMPLIED addressing

CONDITION CODE SYMBOLS

M - Half Carry from Bit 5
 I - Interrupt Mode
 N - Negative Sign Bit
 Z - Zero Flag
 V - Overflow 2's Complement
 C - Carry from Bit 7
 B - Binary Bypass
 S - Sign Always
 T - Test and set 2 four operand operations
 * - Not Affected

MOTOROLA MICROPROCESSOR DATA

3-269

3

TABLE 5 — JUMP AND BRANCH INSTRUCTIONS


OPERATIONS	MNEMONIC	RELATIVE			INDEX			EXTND			IMPLIED			BRANCH TEST
		OP	~	=	OP	~	=	OP	~	=	OP	~	=	
Branch Always	BRA	20	4	2										None
Branch If Carry Clear	BCC	24	4	2										C = 0
Branch If Carry Set	BCS	25	4	2										C = 1
Branch If = Zero	BEQ	27	4	2										Z = 1
Branch If ≥ Zero	BGE	26	4	2										N ⊗ V = 0
Branch If > Zero	BGT	26	4	2										Z + (N ⊗ V) = 0
Branch If Higher	BHI	22	4	2										C + Z = 0
Branch If < Zero	BLT	29	4	2										Z + (N ⊗ V) = 1
Branch If Lower Or Same	BLS	23	4	2										C + Z = 1
Branch If < Zero	BLT	20	4	2										N ⊗ V = 1
Branch If Minus	BMI	28	4	2										N = 1
Branch If Not Equal Zero	BNE	26	4	2										Z = 0
Branch If Overflow Clear	BVC	28	4	2										V = 0
Branch If Overflow Set	BVS	29	4	2										V = 1
Branch If Plus	BPL	2A	4	2										N = 0
Branch To Subroutine	BSR	8D	8	2										
Jump	JMP				8E	4	2	7E	3	3				See Special Operations (Figure 16)
Jump To Subroutine	JSR				AD	8	2	8D	9	3				
No Operation	NOP										01	2	1	
Return From Interrupt	RTI										38	10	1	
Return From Subroutine	RTS										29	5	1	
Software Interrupt	SWI										3F	12	1	See Special Operations (Figure 16)
Wait for Interrupt	WAI										3E	9	1	



BSR, BRANCH TO SUBROUTINE:




*K = 1-Bit Signed Value.




n-2 Formed From (n+2)H and (n+2)L



JMP, JUMP:



RTS, RETURN FROM SUBROUTINE:



RTI, RETURN FROM INTERRUPT:




TABLE 6 — CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

OPERATIONS	MNEMONIC	IMPLIED			BOOLEAN OPERATION	COND. CODE REG.								
		DF	~	=		S	4	3	2	1	0			
			H	I		H	I	N	Z	V	C			
Clear Carry	CLC	0C	2	1	0 - C	•	•	•	•	•	•	•	•	•
Clear Interrupt Mask	CLI	0E	2	1	0 - I	•	R	•	•	•	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 - V	•	•	•	•	•	R	•	•	•
Set Carry	SEC	0D	2	1	1 - C	•	•	•	•	•	•	•	S	•
Set Interrupt Mask	SEI	0F	2	1	1 - I	•	S	•	•	•	•	•	•	•
Set Overflow	SEV	0B	2	1	1 - V	•	•	•	•	•	•	S	•	•
Accum A ← CCR	TAP	06	2	1	A ← CCR	•	•	•	•	•	•	•	•	•
CCR ← Accum A	RPA	07	2	1	CCR ← A	•	•	•	•	•	•	•	•	•

CONDITION CODE REGISTER NOTES: (•) set if test is true and cleared otherwise

- 1 (0)I V) Test: Result = 10000000?
- 2 (0)I C) Test: Result / 00000000?
- 3 (0)I O) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)
- 4 (0)I V) Test: Operand = 10000000 prior to execution?
- 5 (0)I V) Test: Operand = 01111111 prior to execution?
- 6 (0)I V) Test: Set equal to result of N/C after shift has occurred
- 7 (0)I N) Test: Sign bit of most significant (MSB)
- 8 (0)I V) Test: 2's complement overflow from A.
- 9 (0)I N) Test: Result less than zero? (0)I 1) = 1
- 10 (0)I I) Load Condition Code Register from SI
- 11 (0)I I) Set when interrupt occurs. If previous interrupt is requested to exit the wait state
- 12 (0)I I) Set according to the contents of Accum

MOTOROLA MICROPROCESSOR DATA

BCC	*	*	*	*	*	*	4	LDS	*	3	4	5	6	
BCS	*	*	*	*	*	*	4	LDX	*	3	4	5	6	
BEA	*	*	*	*	*	*	4	LSR	2	*	*	6	7	
BGE	*	*	*	*	*	*	4	NEG	2	*	*	6	7	
BGT	*	*	*	*	*	*	4	NOP	*	*	*	*	*	
BHI	*	*	*	*	*	*	4	ORA	x	*	2	3	4	5
BIT	x	*	2	3	4	5	*	PSH	*	*	*	*	*	
BLE	*	*	*	*	*	*	4	PUL	*	*	*	*	*	
BLS	*	*	*	*	*	*	4	ROL	2	*	*	6	7	
BLT	*	*	*	*	*	*	4	ROR	2	*	*	6	7	
BMI	*	*	*	*	*	*	4	RTI	*	*	*	*	*	
BNE	*	*	*	*	*	*	4	RTS	*	*	*	*	*	
BPL	*	*	*	*	*	*	4	SBA	*	*	*	*	*	
BRA	*	*	*	*	*	*	4	SBC	x	*	2	3	4	5
B&SR	*	*	*	*	*	*	8	SEC	*	*	*	*	*	
BVC	*	*	*	*	*	*	4	SEI	*	*	*	*	*	
BVS	*	*	*	*	*	*	4	SEV	*	*	*	*	*	
CBA	*	*	*	*	*	*	2	STA	x	*	*	4	5	6
CLC	*	*	*	*	*	*	2	STS	*	*	*	5	6	7
CLI	*	*	*	*	*	*	2	STX	*	*	*	5	6	7
CLR	2	*	*	6	7	*	*	SUB	x	*	2	3	4	5
CLV	*	*	*	*	*	*	2	SWI	*	*	*	*	*	*
CMP	x	*	2	3	4	5	*	TAB	*	*	*	*	*	*
COM	2	*	*	6	7	*	*	TAP	*	*	*	*	*	*
CPX	*	3	4	5	6	*	*	TBA	*	*	*	*	*	*
DAA	*	*	*	*	*	*	2	TPA	*	*	*	*	*	*
DEC	2	*	*	6	7	*	*	TST	2	*	*	6	7	
DES	*	*	*	*	*	*	4	T&X	*	*	*	*	*	*
DEX	*	*	*	*	*	*	4	T&X	*	*	*	*	*	*
EOR	x	*	2	3	4	5	*	WAI	*	*	*	*	*	*

NOTE Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 3 cycles.

Instruction	Cycles	Op Code	Address	Address	Address	Address	Address
IMMEDIATE							
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1 2	1 2	1 1	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
CPX LDS LDX	3	1 2 3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High) Operand Data (Low)
DIRECT							
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1 2 3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Address of Operand	1 1 1	Op Code Address of Operand Operand Data
CPX LDS LDX	4	1 2 3 4	1 2 3 4	1 1 1 1	Op Code Address Op Code Address + 1 Address of Operand Operand Address + 1	1 1 1 1	Op Code Address of Operand Operand Data (High) Operand Data (Low)
STA	4	1 2 3 4	1 2 3 4	1 1 0 1	Op Code Address Op Code Address + 1 Destination Address Destination Address	1 1 1 0	Op Code Destination Address Irrelevant Data (High) Data from Accumulator
STS STX	5	1 2 3 4 5	1 2 3 4 5	1 1 0 1 1	Op Code Address Op Code Address + 1 Address of Operand Address of Operand Address of Operand + 1	1 1 1 0 0	Op Code Address of Operand Irrelevant Data (High) Register Data (High) Register Data (Low)
INDEXED							
JMP	4	1 2 3 4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry)	1 1 1 1	Op Code Offset Irrelevant Data (High) Irrelevant Data (High)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	5	1 2 3 4 6	1 2 3 4 6	1 1 0 0 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset	1 1 1 1 1	Op Code Offset Irrelevant Data (High) Irrelevant Data (High) Operand Data
CPX LDS LDX	6	1 2 3 4 5 6	1 2 3 4 5 6	1 1 0 0 1 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset + 1	1 1 1 1 1 1	Op Code Offset Irrelevant Data (High) Irrelevant Data (High) Operand Data (High) Operand Data (Low)

MOTOROLA MICROPROCESSOR DATA

3-273

3

COM ROR DEC TST INC	7	3	0	Index Register	1	Irrelevant D
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant D
		5	1	Index Register Plus Offset	1	Current Op
		6	0	Index Register Plus Offset	1	Irrelevant D
		7	1/0 (Note 3)	Index Register Plus Offset	0	New Operan
STS STX	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant D
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant D
		5	0	Index Register Plus Offset	1	Irrelevant D
		6	1	Index Register Plus Offset	0	Operand Da
		7	1	Index Register Plus Offset + 1	0	Operand Da
JSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant D
		4	1	Stack Pointer	0	Return Addr
		5	1	Stack Pointer - 1	0	Return Addr
		6	0	Stack Pointer - 2	1	Irrelevant D
		7	0	Index Register	1	Irrelevant D
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant D

EXTENDED

JMP	3	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Jump Addr
		3	1	Op Code Address + 2	1	Jump Addr
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of
		3	1	Op Code Address + 2	1	Address of
		4	1	Address of Operand	1	Operand D
CPX LDS LDX	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of
		3	1	Op Code Address + 2	1	Address of
		4	1	Address of Operand	1	Operand D
		5	1	Address of Operand + 1	1	Operand D
STA A STA B	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Destination
		3	1	Op Code Address + 2	1	Destination
		4	0	Operand Destination Address	1	Irrelevant C
		5	1	Operand Destination Address	0	Data from
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of
		3	1	Op Code Address + 2	1	Address of
		4	1	Address of Operand	1	Current Op
		5	0	Address of Operand	1	Irrelevant C
		6	1/0 (Note 3)	Address of Operand	0	New Opers

		4	1	Subroutine Starting Address	1	Op Code of Next Inst
	9	5	1	Stack Pointer	0	Return Address (Low)
		6	1	Stack Pointer - 1	0	Return Address (High)
		7	0	Stack Pointer - 2	1	Irrelevant Data (Note)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note)
		9	1	Op Code Address + 2	1	Address of Subroutine

INHERENT

ABA ASL ASR CBA CLC CLI CLR CLV COM	DAA DEC INC LSR NEG NOP ROL ROR SBA	SEC SEI SEV TAB TAP TBA TPA TST	2	1 2	1 1	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Inst
DES DEX INS INX			4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Previous Register Contents New Register Contents	1 1 1 1	Op Code Op Code of Next Inst Irrelevant Data (Note) Irrelevant Data (Note)
PSH			4	1 2 3 4	1 1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 1	Op Code Op Code of Next Inst Accumulator Data Accumulator Data
PUL			4	1 2 3 4	1 1 0 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Inst Irrelevant Data (Note) Operand Data from S
TSX			4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Stack Pointer New Index Register	1 1 1 1	Op Code Op Code of Next Inst Irrelevant Data (Note) Irrelevant Data (Note)
TXS			4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register New Stack Pointer	1 1 1 1	Op Code Op Code of Next Inst Irrelevant Data Irrelevant Data
RTS			5	1 2 3 4 5	1 1 0 1 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1 1	Op Code Irrelevant Data (Note) Irrelevant Data (Note) Address of Next Inst (Order Byte) Address of Next Inst (Order Byte)

RTI	10	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data
		3	0	Stack Pointer	1	Irrelevant Data
		4	1	Stack Pointer + 1	1	Contents of Cc Stack
		5	1	Stack Pointer + 2	1	Contents of Ac
		6	1	Stack Pointer + 3	1	Contents of Ac
		7	1	Stack Pointer + 4	1	Index Register Byte1
		8	1	Stack Pointer + 5	1	Index Register Byte1
		9	1	Stack Pointer + 6	1	Next Instruction (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction (Low Order Byte)
SWI	12	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data
		3	1	Stack Pointer	0	Return Address
		4	1	Stack Pointer - 1	0	Return Address
		5	1	Stack Pointer - 2	0	Index Register
		6	1	Stack Pointer - 3	0	Index Register
		7	1	Stack Pointer - 4	0	Contents of Ai
		8	1	Stack Pointer - 5	0	Contents of Ai
		9	1	Stack Pointer - 6	0	Contents of Cc
		10	0	Stack Pointer - 7	1	Irrelevant Data
		11	1	Vector Address FFFA (Hex)	1	Address of Sub Byte1
		12	1	Vector Address FFFB (Hex)	1	Address of Sub Byte1

RELATIVE

BCC BHI BNE BCS BLE BPL BEQ BLS BRA BGE BLT BVC BGT BMI BVS	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Op Code Address + 2	1	Irrelevant Data
		4	0	Branch Address	1	Irrelevant Data
BSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data
		4	1	Stack Pointer	0	Return Address
		5	1	Stack Pointer - 1	0	Return Address
		6	0	Stack Pointer - 2	1	Irrelevant Data
		7	0	Return Address of Main Program	1	Irrelevant Data
		8	0	Subroutine Address (Note 4)	1	Irrelevant Data

NOTES:

1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance state. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
2. Data is ignored by the MPU.
3. For TST, VMA=0 and Operand data does not change.
4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Address of BSR instruction.

PIN ASSIGNMENT

VSS	1	40	RESET
HALT	2	39	EXTAL
MR	3	38	XTAL
\overline{TRQ}	4	37	E
VMA	5	36	RE
\overline{NMI}	6	35	VCC Standby
BA	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS