FEATURES

- Form, Fit, and Function Compatible with the Harris^a CDP6805E2CE and • Motorola^a MC146805E2
- Internal 8-bit Timer with 7-Bit • **Programmable Prescaler**
- On-chip Clock
- Memory Mapped I/O •
- Versatile Interrupt Handling
- **True Bit Manipulation** •
- **Bit Test and Branch Instruction** •
- Vectored Interrupts
- Power-saving STOP and WAIT Modes •
- Fully Static Operation •
- 112 Bytes of RAM

The IA6805E2 is a "plug-and-play" drop-in replacement for the original IC. innovASIC produces replacement ICs using its MILESTM, or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement ICs far more complex than "emulation" while ensuring they are compatible with the original IC. MILES[™] captures the design of a clone so it can be produced even as silicon technology advances. MILESTM also verifies the clone against the original IC so that even the "undocumented features" are duplicated. This data sheet documents all necessary engineering information about the IA6805E2 including functional and I/O descriptions, electrical characteristics, and applicable timing.

Package Pinout

$\begin{array}{c} \text{RESET_N} \longrightarrow \\ \text{IRO_N} \longrightarrow \\ \text{LI} \longleftarrow \\ DS \longleftarrow \\ \text{RW_N} \longleftarrow \\ \text{AS} \longleftarrow \\ \text{PA7} \leftrightarrow \\ \text{PA6} \leftrightarrow \\ \text{PA5} \leftrightarrow \\ \text{PA4} \leftrightarrow \\ \text{PA3} \leftrightarrow \\ \text{PA2} \leftrightarrow \\ \text{PA1} \leftrightarrow \\ \text{PA0} \leftrightarrow \\ \text{A12} \longleftarrow \\ \text{A10} \leftarrow \\ \end{array}$	 (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) 	 (35) (34) (33) (32) (31) (30) (29) (28) (27) (26) (25) (24) 	\leftrightarrow PB1PA7 \leftrightarrow \leftrightarrow PB2PA6 \leftrightarrow \leftrightarrow PB3PA5 \leftrightarrow \leftrightarrow PB4PA4 \leftrightarrow \leftrightarrow PB5PA3 \leftrightarrow \leftrightarrow PB6PA2 \leftrightarrow \leftrightarrow PB7PA1 \leftrightarrow \leftrightarrow B1NC \leftrightarrow B2NC \leftrightarrow B3 \leftrightarrow B4	 (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) 			t €		↓ Ξ 3051 in L	(147) (147)	(42)	(11) (140) ↓	 (39) (38) (37) (36) (35) (34) (33) (32) (31) (30) (29) 	$ \rightarrow Pee $ $ \rightarrow Bei $ $ \rightarrow Bei $ $ \rightarrow Bei $ $ \rightarrow Bei $	32 33 34 35 36 37			
A9 \leftarrow A8 \leftarrow VSS \leftarrow Copyright © 2002 <u>innov</u> ASIC	(18)	(23) (22) (21)	↔ B4 ↔ B5 ↔ B6 ↔ B7 ENG21108140 Page 1 o		A12 ▲	A11 A	• •	¥		\$	t t	N		J	Custo	nnova omer S 88-824	uppo	ort:

Downloaded from Elcodis.com electronic components distributor

Description

The IA6805E2 (CMOS) Microprocessor Unit (MPU) is a low cost, low power MPU. It features a CPU, on-chip RAM, parallel I/O compatibility with pins programmable as input or output. The following paragraphs will further describe this system block diagram and design in more detail.




Figure 1. System Block Diagram

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

I/O Signal Description

The table below describes the I/O characteristics for each signal on the IC. The signal names correspond to the signal names on the pinout diagrams provided.

SIGNAL NAME	I/0	DESCRIPTION
V _{DD} and V _{SS}	N / A	Source: These two pins provide power to the chip. V_{DD} provides +5 volts (±0.5) power
(Power and Ground)	14774	and V _{SS} is ground.
RESET_n	Ι	TTL: Input pin that can be used to reset the MPU's internal state by pulling the reset_n pin low.
(Reset)		TTL: Input pin that is level and edge sensitive. Can be used to request an interrupt
IRQ_n (Interrupt Request)	Ι	sequence.
LI (Load Instruction)	0	TTL with slew rate control: Output pin used to indicate that a next opcode fetch is in progress. Used only for certain debugging and test systems. Not connected in normal operation. Overlaps Data Strobe (DS) signal. This output is capable of driving one standard TTL load and 50pF.
DS (Data Strobe)	Ο	TTL with slew rate control: Output pin used to transfer data to or from a peripheralor memory. DS occurs anytime the MPU does a data read or write and during data transfer to or from internal memory. DS is available at $f_{OSC} + 5$ when the MPU is not in the WAIT or STOP mode. This output is capable of driving one standard TTL load and 130pF.
RW_n (Read/Write)	Ο	TTL with slew rate control: Output pin used to indicate the direction of data transfer from internal memory, I/O registers, and external peripheral devices and memories. Indicates to a selected peripheral whether the MPU is to read (RW_n high) or write (RW_n low) data on the next data strobe. This output is capable of driving one standard TTL load and 130pF.
AS (Address Strobe)	0	TTL with slew rate control: Output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. AS is available at $f_{OSC} \div 5$ when the MPU is not in the WAIT or STOP modes. This output is capable of driving one standard TTL load and 130 pF.
PAO-PA7/PBO-PB7 (Input/Output Lines)	1/0	TTL with slew rate control: These 16 lines constitute Input/Output ports A and B. Each line is individually programmed to be either an input or output under software control of the Data Direction Register (DDR) as shown below in Table 1 and Figure 2 . The port I/O is programmed by writing the corresponding bit in the DDR to a "1" for output and a "0" for input. In the output mode the bits are latched and appear on the corresponding output pins. All the DDR's are initialized to a "0" on reset. The output is capable of driving one standard TTL load and 50pF.
A8-A12 (High Order Address Lines)	0	TTL with slew rate control: These five outputs constitute the higher order non- multiplexed address lines. Each output is capable of driving one standard TTL load and 130pF.
BO-B7 (Address/Data Bus)	I/O	TTL with slew rate control: These bi-directional lines constitute the lower order addresses and data. These lines are multiplexed with address present at address strobe time and data present at data strobe time. When in the data mode, these lines are bi-directional, transferring data to and from memory and peripheral devices as indicated by the RW_n pin. As outputs, these lines are capable of driving one standard TTL load and 130 pF.
Timer	Ι	TTL: Input used to control the internal timer/counter circuitry.
OSC1, OSC2 (System Clock)		TTL Oscillatorinput/output: These pins provide control input for the on-chip clock oscillator circuits. Either a crystal or external clock is connected to these pins to provide a system clock. The crystal connection is shown in Figure 3 . The OSC1 to bus transitions for system designs using oscillators slower than 5MHz is shown in Figure 4 .
Crystal	I/O	The circuit shown in Figure 3 is recommended when using a crystal. An external CMOS oscillator is recommended when using crystals outside the specified ranges. To minimize output distortion and start-up stabilization time, the crystal and components should be mounted as close to the input pins as possible.
External Clock		When an external clock is used, it should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 3 .

Table 1

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

Page 3 of 31

R/W-n	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	the I/O pin is in an output mode. The output data latch is read.

I/O Pin Functions

I/O Port Circuitry and Register Configuration:




Figure 2. PA0-PA7/PB0-PB7 (Input/Output Lines)


Copyright © 2002 <u>innovASIC</u> _____ The End of Obsolescence™ ENG21108140100

Page 4 of 31

Crystal Parameters Representative Frequencies:

	5.0 MHz	4.0 MHz	1.0 MHz
R _s max	50Ω	75Ω	400Ω
C0	8 pF	7 pF	5 pF
C1	0.02 pF	0.012 pF	0.008 pF
Q	50 k	40 k	30 k
C _{OSC1}	15-30 pF	15-30 pF	15-40 pF
C _{OSC2}	15-25 pF	15-25 pF	15-30 pF

Oscillator Connections:





OSC1 to Bus Transitions Timing Waveforms:




Figure 4. OSC1, OSC2 (System Clock)

Copyright © 2002 innovASIC

_____ The End of Obsolescence™

ENG21108140100

Page 5 of 31

Functional Description

Memory:

The MPU is capable of addressing 8192 bytes of memory and I/O registers. The locations are divided into internal memory space and external memory space as shown in Figure 5.

The first 128 bytes of memory contain internal port I/O locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. During program reads from on chip locations, the MPU accepts data only from the addressed on chip location. Any read data appearing on the input bus is ignored. The shared stack area is used during interrupts or subroutine calls. A maximum of 64 bytes of RAM is available for stack usage. The stack pointer is set to \$7f at power up. The unused bytes of the stack can be used for data storage or temporary work locations, but care must be taken to prevent it from being overwritten due to stacking from an interrupt or subroutine call.




Figure 5. Memory Map

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence[™]

ENG21108140100

IA6805E2 Microprocessor Unit

Registers:

The following paragraphs describe the registers contained in the MPU. Figure 6 shows the programming model and Figure 7 shows the interrupt stacking order.




Figure 6. Programming Model

NOTE: Since the stack pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.




Figure 7. Interrupt Stacking Order

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

A(Accumulator):

The accumulator is an 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

X(Index Register):

The index register is an 8-bit register used during the indexed addressing mode. It contains an 8-bit value used to create an effective address. The index register may also be used as a temporary storage area when not performing addressing operations.

PC(Program Counter):

The program counter is a 13-bit register that holds the address of the next instruction to be performed by the MPU.

SP(Stack Pointer):

The stack pointer is a 13-bit register that holds the address of the next free location on the stack. During an MPU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$007f. The seven most significant bits of the stack pointer are permanently set to 0000001. They are appended to the six least significant register bits to produce an address range down to location \$0040. The stack pointer gets decremented as data is pushed onto the stack and incremented as data is removed from the stack. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. The maximum number of locations for the stack pointer is 64 bytes. If the stack goes beyond this limit the stack pointer wraps around and points to its upper limit thereby losing the previously stored information. Subroutine calls use 2 bytes of RAM on the stack and interrupts use 5 bytes.

CC(Condition code Register):

The condition code register is a 5-bit register that indicates the results of the instruction just executed. The bit is set if it is high. A program can individually test these bits and specific actions can be taken as a result of their states. Following is an explanation of each bit.

C(Carry Bit):

The carry bit indicates that a carry or borrow out of the Arithmetic Logical Unit (ALU) occurred during the last arithmetic instruction. This bit is also modified during bit test, shift, rotate, and branch types of instructions.

Z(Zero Bit):

The zero bit indicates the result of the last arithmetic, logical, or data manipulation was zero.

N(Negative Bit):

The negative bit indicates the result to the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is high).

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

I(Interrupt Mask Bit)

The interrupt mask bit indicates that both the external interrupt and the timer interrupt are disabled (masked). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

H(Half Carry Bit)

The half carry bit indicates that a carry occurred between bits 3 and 4 of the ALU during an ADD or ADC operation.

Resets:

The MPU can be reset by initial power up or by the external reset pin (reset_n).

POR(Power On Reset)

Power on reset occurs on initial power up. It is strictly for power initialization conditions and should not be used to detect drops in the power supply voltage. There is a 1920 t_{CYC} time out delay from the time the oscillator is detected. If the reset_n pin is still low at the end of the delay, the MPU will remain in the reset state until the external pin goes high.

Reset_n

The reset_n pin is used to reset the MPU. The reset pin must stay low for a minimum of t_{cyc} to guarantee a reset. The reset_n pin is provided with a Schmitt Trigger to improve noise immunity capability.

Interrupts:

The MPU can be interrupted with the external interrupt pin (irq_n), the internal timer interrupt request, or the software interrupt instruction. When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. The processor registers are saved on the stack (stacking order shown in Figure 7) and the interrupt mask (I) is set to prevent additional interrupts. Normal processing resumes after the RTI instruction causes the register contents to be recovered from the stack. When the current instruction is completed, the processor checks all pending hardware interrupts and if unmasked (I bit clear) proceeds with interrupt processing. Otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. External interrupts hold higher priority than timer interrupt are pending, the external interrupt is serviced first. The SWI gets executed with the same priority as any other instruction if the hardware interrupts are masked (I bit set). Figure 8 shows the Reset and Interrupt processing flowchart.

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

IA6805E2 Microprocessor Unit




Figure 8. Reset and Interrupt Processing Flowchart

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

External Interrupt:

If the external interrupt pin irq_n is "low" and the interrupt mask bit of the condition code register is cleared, the external interrupt occurs. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the interrupt vector, which contains the location of the interrupt service routine. The contents of \$1FFA and \$1FFB specify the address for this service routine. A functional diagram of the external interrupt is shown in Figure 9 and a mode diagram of the external interrupt is shown in Figure 10. The timing diagram shows two different treatments of the interrupt line (irq_n) to the processor. The first shows several interrupt lines "wire ORed" to form the interrupts at the processor. If the interrupt line (irq_n) remains low after servicing an interrupt, the next interrupt is recognized. The second shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. After a pulse occurs, the next pulse should not occur until an RTI has occurred. The time between pulses $(t_{u,u})$ is obtained by adding 20 instruction cycles to the total number of cycles it takes to complete the service routine including the RTI instruction.




Figure 9. Interrupt Functional Diagram

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

Page 11 of 31




Figure 10. Interrupt Mode Diagram

Timer Interrupt:

If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, each time the timer decrements to zero (\$01 to \$00 transition) an interrupt request is generated. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the timer interrupt vector, which contains the location of the timer interrupt service routine. The contents of \$1FF8 and \$1FF9 specify the address for this service routine. If the MPU is in the wait mode and a timer interrupt occurs, then the contents of \$1FF6 and \$1FF7 specify the service routine. When the timer interrupt service routine is complete, the software executes an RTI instruction to restore the machine state and starts executing the interrupt program.

Software Interrupt:

Software interrupt is an executable instruction regardless of the state of the interrupt mask bit (I) in the condition code register. SWI is similar to hardware interrupts. It executes after the other interrupts if the interrupt mask bit is zero. The contents of \$1FFC and \$1FFD specify the address for this service routine.

Low Power Modes:

The low power modes consist of the stop instruction and the wait instruction. The following paragraphs explain these modes of operation.

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

Page 12 of 31

Stop Modes:

The stop instruction places the MPU in low power consumption mode. The stop instruction disables clocking of most internal registers. Timer control register bits 6 and 7 (TCR6 and TCR7) are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The DS and AS output lines go "low" and the RW_n line goes "high". The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. External interrupts are enabled by clearing the I bit in the condition code register. All other registers, memory, and I/O remain unaltered. Only an external interrupt or reset will bring the MPU out of the stop mode. Figure 11 shows a flowchart of the stop function.




Figure 11. STOP Function Flowchart

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence[™]

ENG21108140100

www.innovasic.com Customer Support: 1-888-824-4184

Page 13 of 31

Wait Mode:

The wait instruction places the MPU in low power consumption mode. The wait instruction disables clocking of most internal registers. The DS and AS output lines go "low" and the RW_n line goes "high". The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. External interrupts are enabled by clearing the I bit in the condition code register. All other registers, memory, and I/O remain unaltered. Only an external interrupt, timer interrupt, or reset will bring the MPU out of the wait mode. The timer may be enabled to allow a periodic exit from the wait mode. If an external and a timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer wait interrupt) is serviced since the MPU is no longer in the wait mode. Figure 12 shows a flowchart of the wait function.




Figure 12. WAIT Function Flowchart

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

Timer:

The MPU contains a single 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The counter may be loaded under program control and decrements to zero. When the counter decrements to zero, the timer interrupt request bit in the timer control register (TCR7) is set. Figure 13 shows a block diagram of the timer. If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, an interrupt request is generated. After completion of the current instruction, the current state of the machine is pushed onto the stack. The timer interrupt vector address is then fetched from locations \$1FF8 and \$1FF9 and the interrupt routine is executed, unless the MPU was in the WAIT mode in which case the interrupt vector address in locations \$1FF6 and \$1FF7 is fetched. Power-On-Reset causes the counter to set to \$FF.

- NOTE: 1. Prescaler and counter are clocked on the falling edge of the internal clock (AS) or external input.
 - 2. Counter is written to during Data Strobe (DS) and counts down continuously.




Figure 13. Timer Block Diagram

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

The counter continues to count past zero, falling from \$00 to \$FF, and continues. The processor may read the counter at any time without disturbing the count by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred. The timer interrupt request bit remains set until cleared by software. The interrupt is lost if this happens before the timer interrupt is serviced.

The prescaler is a 7-bit divider used to extend the maximum length of the timer. TCR bits 0-2 are programmed to choose the appropriate prescaler output, which is used as the count input. The prescaler is cleared by writing a "1" into TCR bit 3, which avoids truncation errors. The processor cannot write to or read from the prescaler.

Timer Input Mode 1:

When TCR4 = 0 and TCR5 = 0, the input to the timer is from an internal clock and the timer input is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during the wait instruction where it goes low. During the wait instruction the internal clock to the timer continues to run at its normal rate.

Timer Input Mode 2:

When TCR4 = 1 and TCR5 = 0, the internal clock and timer input signal are ANDed to form the timer input. This mode can be used to measure external pulse widths. The external pulse turns on the internal clock for the duration of the pulse. The count accuracy in this mode is ± 1 clock. Accuracy improves with longer input pulse widths.

Timer Input Mode 3:

When TCR4 = 0 and TCR5 = 1, all inputs to the timer are disabled.

Timer Input Mode 4:

When TCR4 = 1 and TCR5 = 1, the internal clock input to the timer is disabled and the timer input then comes from the external TIMER pin. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

TCR (Timer Control Register (\$0009)):

An 8-bit register that controls functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signals. All bits except bit 3 are read/write. Bits TCR5 - TCR0 are unaffected by reset_n.

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
Reset:							
0	1	0	0	0	0	0	0

TCR7 – Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one.

1 – Set when the counter decrements to zero or under program control.

0 – Cleared on external reset, POR, STOP instruction, or program control.

TCR6 – Timer Interrupt Mask

Used to inhibit the timer interrupt.

1 – Interrupt inhibited. Set on external reset, POR, STOP instruction, or program control.

0 – Interrupt enabled.

TCR5 – External or Internal

Selects input clock source. Unaffected by reset.

1 – External clock selected.

0 – Internal clock selected (AS) ($f_{OSC}/5$).

TCR4 – Timer External Enable

Used to enable external timer pin or to enable the internal clock. Unaffected by reset.

1 – Enables external timer pin.

0 – Disables external timer pin.

ENG21108140100

Page 17 of 31

TCR3 – Prescaler Clear

Write only bit. Writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a zero. Unaffected by reset.

TCR2, TCR1, TCR0 - Prescaler select bits

Decoded to select one of eight outputs of the prescaler. Unaffected by reset.

	Pres	caler	
TRC2	TRC1	TRC0	RESET
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128

н D

Copyright © 2002 innovASIC _____ The End of Obsolescence[™] ENG21108140100

IA6805E2 Microprocessor Unit

Instruction Set Description

The MPU has 61 basic instructions divided into 5 types. The 5 types are Register/memory, read-modify-write, branch, bit manipulation, and control.

Register/Memory Instructions:

Most of the following instructions use two operands. One is either the accumulator or the index register and the other is obtained from memory. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand.

Function	Mnemonic
Load A from memory	LDA
Load X from memory	LDX
Store A in memory	STA
Store X in memory	STX
Add memory to A	ADD
Add memory and carry to A	ADC
Subtract memory	SUB
Subtract memory from A with Borrow	SBC
AND memory to A	AND
OR memory with A	ORA
Exclusive OR memory with A	EOR
Arithmetic compare A with memory	СМР
Arithmetic compare X with memory	CPX
Bit test memory with A (logical compare)	BIT
Jump Unconditional	JMP
Jump to subroutine	JSR

Read-Modify-Write Instructions:

These instructions read a memory or register location, modify or test its contents and then write the modified value back to memory or the register.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (2's complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical shift left	LSL
Logical shift right	LSR
Arithmetic shift right	ASR
Test for negative or zero	TST

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence[™]

ENG21108140100

Bit Manipulation Instructions:

The MPU is capable of altering any bits residing in the first 256 bytes of memory. An additional feature allows the software to test and branch on the state of any bit within these locations. For test and branch instructions the value of the bit tested is placed in the carry bit of the condition code register.

Function	Mnemonic n = 07
Branch if bit n set	BRSET n
Branch if bit n clear	BRCLR n
Set bit n	BSET n
Clear bit n	BCLR n

Branch Instructions:

If a specific condition is met, the instruction branches. If not, no operation is performed.

Function	Mnemonic
Branch always	BRA
Branch never	BRN
Branch if higher	BHI
Branch if lower or same	BLS
Branch if carry clear	BCC
Branch if higher or same	BHS
Branch if carry set	BCS
Branch if lower	BLO
Branch if not equal	BNE
Branch if equal	BEQ
Branch if half carry clear	BHCC
Branch if half carry set	BHCS
Branch if plus	BPL
Branch if minus	BMI
Branch if interrupt mask bit clear	BMC
Branch if interrupt mask bit set	BMS
Branch if interrupt line low	BIL
Branch if interrupt line high	BIH
Branch to subroutine	BSR

Copyright © 2002 <u>innovASIC</u> _____ The End of Obsolescence™ ENG21108140100

Control Instructions:

Used to control processor operation during program execution. They are register reference instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set carry bit	SEC
Clear carry bit	CLC
Set interrupt mask bit	SEI
Clear interrupt mask bit	CLI
Software interrupt	SWI
Return from subroutine	RTS
Return from interrupt	RTI
Reset stack pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

Copyright © 2002 <u>innovASIC</u> _____ The End of Obsolescence™ ENG21108140100

Page 21 of 31

IA6805E2 Microprocessor Unit

Opcode Map Summary:

The following table is an opcode map for the instructions used on the MPU. The legend following the table shows how to use the table.

$ \frac{1}{90} 0 \text{ or } 0 $	BTB BSC REL DIR INH INH IX1 IX INH INH IMM Hi 0 1 2 3 4 5 6 7 8 9 A Low 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 0 5 5 3 5 3 3 6 5 9 2	DIR EXT IX2 IX1 IX	
$ \frac{1}{9} \frac{6}{900} \frac{10}{900} \frac{10}{$	Hi 0 1 2 3 4 5 6 7 8 9 A Low 0000 0001 0010 0011 0100 0111 0110 0111 1000 1001 1010 0 5 5 3 5 3 3 6 5 9 2		
$ \frac{1}{9} \frac{99}{9} \frac{99}{9} $	Low 0000 0001 0010 0011 0100 0101 0111 1000 1001 1010 0 5 5 3 5 3 3 6 5 9 2		
		3 4 5 4	3
1 3 5 7 6 7	0000 BRSET0 BSET0 BRA NEG NEGA NEGX NEG NEG RTI SUB		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 IMM 2	DIR 3 EXT 3 IX2 2 IX1 1	IX
Image: Control			3 4D 1 0001
2 3 5 8 4 4 7 1000 2 8 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 7 1000 <t< td=""><td>0001</td><td></td><td></td></t<>	0001		
10 0			3
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	2 poto BRSETI BSETI BHI SBC		2 0010
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5 5 3 5 3 6 5 10 2	3 4 5 4	3
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	3 DOI11 BRCLR1 BLS COM COMA COMX COM COM SWI CPX	CPX CPX CPX CPX CP	X 3 0011
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IXI 1 IX 1 INH 2 IMM 2	DIR 3 EXT 3 IX2 2 IX1 1	IX
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		3 ID 4 0100
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5100		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			3
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5 BRCLR2 BCLR2 BCS BIT	BIT BIT BIT BIT BI	T 5 0101
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	501	2 DIR 3 EXT 3 IX2 2 IX1 1	IX
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		3 4 5 4	3
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DI10 BRSET3 BSET3 BNE ROR RORA RORX ROR ROR LDA	LDA LDA LDA LDA LD	DA 6 0110
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 2 IMM 2	DIR 3 EXT 3 IX2 2 IX1 1	IX
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4 5 6 5 STA STA STA STA ST	4 7 0111
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3 4 5 4	3
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1000 BRSET4 BSET4 BHCC LSL LSLA LSLX LSL LSL CLC EOR		JIL JIL
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 IMM 2	2 DIR 3 EXT 3 IX2 2 IX1 1	1X
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	9 BRCLR4 BCLR4 BHCS ROL ROLA ROLX ROL ROL SEC ADC	ADC ADC ADC ADC AT	DC 9 1001
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		DIR 3 EXT 3 IX2 2 IX1 1	IX
$\frac{10}{3} = \frac{10}{10} = \frac{10}{3} = \frac{10}{10} = \frac{10}{$		3 4 5 4	3
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1010		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		3 4 5 4	3
3BTB 2BSC 2REL1INH 2INH 2DIR 3EXT 3KZ 2IX1 1IX0BRSET6BSC 1RS 533652100	B BRCLR5 BCLR5 BMI SEI ADD	ADD ADD ADD ADD AD	DD B 1011
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		DIR 3 EXT 3 IX2 2 IX1 1	IX
$\frac{100}{3} = BTB \frac{2}{2} = BSC \frac{2}{2} = REL \frac{2}{2} = DIR \frac{1}{1} = INH \frac{1}{1} = INH \frac{2}{1} = IX \frac{1}{1} $	C 5 5 3 5 3 6 5 2	2 3 4 3 IMP IMP IMP IMP IMP	2 IP C 1100
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	100		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	D 5 5 3 4 3 3 6 4 2 6		5
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	101		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			3
3 BTB 2 BSC 2 REL 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX F 1		LDX LDX LDX LDX LE	OX E 1110
F BRCLR7 BCLR7 BIH CLR CLRA CLRX CLR CLR WAIT TXA STX		DIR 3 EXT 3 IX2 2 IX1 1	IX
Image: Sector of the sector		4 5 6 5	4 F 1111
Abbreviations for Address REL Relative Modes: BSC Bit set/clear Modes: BTB Bit test and branch NH Inherent IX Indexed, no offset A Accumulator IX1 Indexed, 1 byte offset MM Immediate Legend: # of Cycles SUB/IX Opcode in			
Modes: BSC Bit set/clear BTB Bit test and branch IIX NH Inherent IX A Accumulator IX1 K Index Register MM Immediate DIR Direct EXT Extended Copyright © 2002 ENG21108140100 www.innovasic.com Customer Support:			
BTB Bit test and branch NH Inherent A Accumulator INA Accumulator INA Indexed, no offset INA Indexed, 1 byte offset MM Immediate DIR Direct EXT Extended Copyright © 2002 ENG21108140100 www.innovasic.com Customer Support:	Modes: BSC Bit set/clear		Oncode i
NH Inherent IX Indexed, no offset A Accumulator IX1 Indexed, 1 byte offset K Index Register IX2 Indexed, 2 byte offset MM Immediate Legend: DIR Direct EXT Extended Copyright © 2002 ENG21108140100 www.innovasic.com Customer Support:	BTB Bit test and branch		
K Index Register IX2 Indexed, 2 byte offset # of Cycles Address I MM Immediate Legend: # of Cycles Address I DIR Direct EXtended ENG21108140100 www.innovasic.com Copyright © 2002 ENG21108140100 www.innovasic.com Customer Support: Customer Support:		13 0 *	7
K Index Register IX2 Indexed, 2 byte offset # of Cycles Address I MM Immediate Legend: # of Cycles Address I DIR Direct EXtended ENG21108140100 www.innovasic.com Copyright © 2002 ENG21108140100 www.innovasic.com Customer Support: Customer Support:	A Accumulator IX1 Indexed, 1 byte offset	Mnemonic SUB/IX 0000	
MM Immediate Legend: # of Cycles Address I DIR Direct EXT Extended Copyright © 2002 ENG21108140100 www.innovasic.com Customer Support: Customer Support:			A
EXT Extended Copyright © 2002 ENG21108140100 innovASIC Customer Support:	IMM Immediate Legend:	# of Cycles	Address
Copyright © 2002ENG21108140100www.innovasic.cominnovASICCustomer Support:			
Customer Support:	EXT Extended		
Customer Support:	Copyright © 2002 ENG21108140100	www.innovasic.cor	n
= 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1			

IA6805E2 Microprocessor Unit AC/DC Parameters

Absolute maximum ratings:	
Supply Voltage (V _{DD})	0.3V to 6V
Input Pin Voltage (V _{IN})	0.3 to V _{DD} +0.3V
Operating Temperature	40°C to 85°C
Storage temperature Range (Tstg)	55°C to 150°C
ESD Protection (HBM)	

Note: The specifications indicate levels where permanent damage to the device may occur. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods may adversely affect the long-term reliability of the device.

DC Characteristics

(V_DD=4.5 to 5.5 Vdc, V_SS=0, $T_A=T_L$ to T_H), unless otherwise specified

Symbol	Parameter	Min	Max	Unit
V_{DD}	Supply Voltage	4.5	5.5	V
V _{OL}	Output Voltage I < 2mA	-	0.4	V
$V_{\rm OH}$	Output Voltage, $I_{LOAD} \le 2mA$	3.5	-	V
I _{OL}	Output Current	-	2	mA
I _{OH}	Output Current	-	-2	mA
V _{IH}	High Level input Voltage	2	-	V
V _{IL}	Low Level input Voltage	-	0.8	V
I _{IH}	High Level input Current	-	1	μA
I_{IL}	Low Level input Current	-	-1	μA
Vt-	Schmitt Negative Threshold	1.1	-	V
Vt+	Schmitt Positive Threshold	-	1.87	V
	Frequency of Operation			
\mathbf{f}_{OSC}	Crystal	-	5	MHz
\mathbf{f}_{OSC}	External Clock	DC	5	MHz

DC CHARACTERISTICS

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

Page 23 of 31

IA6805E2 Microprocessor Unit

Control Timing

 $V_{SS}=0V, T_A=T_L \text{ to } T_H$

		fo	= 5.0V sc = 5 M		
Dommeter	Sym	Min	Тур	Max	Unit
Parameters		100			
I/O Port Timing – Input Setup Time	t _{PVASL}	196	-	-	ns
(Figure 14)					
Input Hold Time (Figure 14)	t _{ASLPX}	0	-	-	ns
Output Delay Time (Figure 14)	t _{ASLPV}	-	-	0	ns
Interrupt Setup Time (Figure 15)	TILASL	0.4	-	-	μs
Crystal Oscillator Startup Time	toxov	-	5	100	ms
(Figure 16)					
Wait Recovery Startup Time (Figure	t _{IVASH}	-	-	2	μs
17)					
Stop Recovery Startup Time	t _{ILASH}	-	-	2	μs
(Figure 18)					•
Required Interrupt Release (Figure 15)	t _{DSLIH}	-	-	1.0	μs
Timer Pulse Width (Figure 17)	t _{th} , t _{tl}	0.5	-	-	tcyc
Reset Pulse Width (Figure 16)	t_{RL}	1.05	-	-	μs
Timer Period (Figure 17)	t_{TLTL}	1.0	-	-	t _{CYC}
Interrupt Pulse Width Low (Figure 10)	t _{ILIH}	1.0	-	-	t _{CYC}
Interrupt Pulse Period	t _{ILIL}	*	-	-	t _{CYC}
(Figure 10)					
Oscillator Cycle Period	tolol	200	-	-	ns
$(1/5 \text{ of } t_{CYC})$ (Figure 3)					
OSC1 Pulse Width High (Figure 3)	t _{OH}	75	-	-	ns
OSC1 Pulse Width Low (Figure 3)	t _{OL}	75	-	-	ns

*The minimum period of t_{ILIL} should not be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 20 t_{CYC} cycles.


ENG21108140100

IA6805E2 Microprocessor Unit Bus Timing

 $V_{SS}=0V$, $T_A=T_L$ to T_H (Figure 19)

Num	ım Parameters		$V_{DD} = 5.0V \pm 10\%$ $f_{OSC} = 5MHz$ 1 TTL, 100pF Load	
		Min	Max	
1	Cycle Time	1000	DC	ns
2	Pulse Width, DS Low	587	-	ns
3	Pulse Width, DS High	403	-	ns
4	Clock Transition	-	4	ns
8	RW_n	9	-	ns
9	Non-Muxed Address Hold	97	-	ns
11	RW_n Delay From DS Fall	-	40	ns
16	Non-Muxed Address Delay From AS Rise	-	11	ns
17	MPU Read Data Setup	18	-	ns
18	Read Data Hold	0		ns
19	MPU Data Delay, Write	-	0	ns
21	Write Data Hold	204	-	ns
23	Muxed Address Delay From AS Rise	-	26	ns
24	Muxed Address Valid to AS Fall	185	-	ns
25	Muxed Address Hold	103	-	ns
26	Delay DS Fall to AS Rise	190	-	ns
27	Pulse Width, AS High	203	-	ns
28	Delay, AS Fall to DS Rise	185	-	ns

 $V_{\rm LOW}=0.8V, \ V_{\rm HIGH}=V_{\rm DD}-2.0V, \ V_{\rm DD}=5.0V\ \pm10\%$ $T_{\rm A}=T_{\rm L}\ to\ T_{\rm H}, \ C_{\rm L}\ on\ Port=50pF,\ f_{\rm OSC}=5MHz$



*Note: The address strobe of the first cycle of the next instruction.


The End of Obsolescence™

Figure 14. I/O Port Timing

Copyright © 2002 <u>innov</u>ASIC ENG21108140100

www.innovasic.com Customer Support: 1-888-824-4184

Page 25 of 31



Note: t_{DSLIH} - the interrupting device must release the IRQ_N line within this time to prevent subsequent recognition of the same interrupt.






Figure 16. Power-On-Reset and RESET_n Timing

Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

Page 26 of 31





Figure 17. Timer Interrupt After WAIT Instruction Timing





Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

www.innovasic.com Customer Support: 1-888-824-4184

Page 27 of 31




Figure 19. Bus Timing


Copyright © 2002 <u>innov</u>ASIC ↓_____ The End of Obsolescence™ ENG21108140100


www.innovasic.com Customer Support: 1-888-824-4184

Page 28 of 31


Packaging Information


PDIP Packaging





SIDE VIEW (WIDTH)







Copyright © 2002 <u>innov</u>ASIC _____ The End of Obsolescence™ ENG21108140100

www.innovasic.com Customer Support: 1-888-824-4184


Page 29 of 31

PLCC Packaging





BOTTOM VIEW



SIDE VIEW

LEAD COUNT

	44 (in Millimeters)		
Symbol	MIN	MAX	
А	4.20	4.57	
A1	2.29	3.04	
D1	16.51	16.66	
D2	14.99	16.00	
D3	12.70 BSC		
E1	16.51	16.66	
E2	14.99	16.00	
E3	12.70 BSC		
e	1.27 BSC		
D	17.40	17.67	
Е	17.40	17.65	

Copyright © 2002 <u>innov</u>ASIC ↓_____ The End of Obsolescence™ ENG21108140100

Page 30 of 31

Ordering Information

The IA6805E2 is available in two package styles listed in the table below. Other packages and temperature grades may be available for additional cost and lead time.

Package Type	Temperature Grade	Order Number
40 Lead Plastic DIP, 600 mil wide	Industrial	IA6805E2-PDW40I
44 Lead Plastic Leaded Chip Carrier	Industrial	IA6805E2-PLC44I

Cross Reference to Original Manufacturers

innovASIC Part Number	MotorolaÒ Part Number	HarrisÒ Part Number
IA6805E2-PDW40I	□ MC146805E2CP □ MC146805E2P	 CDP6805E2CE CDP6805E2E
IA6805E2-PLC44I	 MC146805E2CFN MC146805E2FN 	 CDP6805E2CQ CDP6805E2Q

Errata

Production Version 00

1. *Functional differences between IA6805E2 and Harris and Motorola Versions:* Stop mode on IA6805E2 will not halt oscillator. Recovery from stop will be quicker.

2. Observations:

A. Original data sheets for Motorola and Harris are inconsistent when describing timer input mode 2. Original parts and InnovASIC will AND together the timer input with the inverse of the internal clock (AS).

B. Original Harris part would unpredictably "pre-increment" timer counter when writing to timer registers. IA6805E2 will not.

C. Original Harris part displays incorrect address on external pins during intermediate cycles (not a functional problem) of multi-cycle instructions when accessing memory at page boundaries. IA6805E2 will not.

D. Execution of illegal op-codes on the IA6805E2 will force a system reset. On the original Harris and Motorola parts, execution of illegal op-codes would produce unpredictable results.

Copyright © 2002 innovASIC _____ The End of Obsolescence™ ENG21108140100

www.innovasic.com Customer Support: 1-888-824-4184

Page 31 of 31