

K6R4016C1D

CMOS SRAM

Document Title

**256Kx16 Bit High Speed Static RAM(5.0V Operating).
Operated at Commercial and Industrial Temperature Ranges.**

Revision History

Rev No.	History	Draft Data	Remark
Rev. 0.0	Initial release with Preliminary.	September. 7. 2001	Preliminary
Rev. 0.1	Package dimension modify on page 11.	September.28. 2001	Preliminary
Rev. 0.2	Change Icc, Isb and Isb1	November, 3, 2001	Preliminary

Item		Previous	Current
ICC(Commercial)	10ns	90mA	65mA
	12ns	80mA	55mA
	15ns	70mA	45mA
ICC(Industrial)	10ns	115mA	85mA
	12ns	100mA	75mA
	15ns	85mA	65mA
ISB		30mA	20mA
ISB1(Normal)		10mA	5mA

Rev. 0.3	1. Correct AC parameters : Read & Write Cycle 2. Correct Power part : Delete "P-Industrial,Low Power" part 3. Delete Data Retention Characteristics	November, 23, 2001	Preliminary
----------	---	--------------------	-------------

Rev. 0.4	1. Delete 15ns speed bin. 2. Change Icc for Industrial mode.	December, 18, 2001	Preliminary
----------	---	--------------------	-------------

Item		Previous	Current
ICC(Industrial)	10ns	85mA	75mA
	12ns	75mA	65mA

Rev. 1.0	1. Final datasheet release. 2. Delete 12ns speed bin.	July, 09, 2002	Final
----------	--	----------------	-------

Rev. 2.0	1. Add the Lead Free Package type.	June. 20, 2003	Final
----------	------------------------------------	----------------	-------

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



K6R4016C1D

CMOS SRAM

4Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power
1M x4	K6R4004C1D-J(K)C(I) 10	5	10	J : 32-SOJ	C : Commercial Temperature ,Normal Power Range I : Industrial Temperature ,Normal Power Range L : Commercial Temperature ,Low Power Range P : Industrial Temperature ,Low Power Range
	K6R4004V1D-J(K)C(I) 08/10	3.3	8/10	K : 32-SOJ(LF)	
512K x8	K6R4008C1D-J(K,T,U)C(I) 10	5	10	J : 36-SOJ	
	K6R4008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	K : 36-SOJ(LF) T : 44-TSOP2 U : 44-TSOP2(LF)	
256K x16	K6R4016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ	
	K6R4016V1D-J(K,T,U,E)C(I,L,P) 08/10	3.3	8/10	K : 44-SOJ(LF) T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA	

256K x 16 Bit High-Speed CMOS Static RAM


FEATURES

- Fast Access Time 10ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 20mA(Max.)
 - (CMOS) : 5mA(Max.)
 - Operating K6R4016C1D-10 : 65mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Standard Pin Configuration
 - K6R4016C1D-J : 44-SOJ-400
 - K6R4016C1D-K : 44-SOJ-400(Lead-Free)
 - K6R4016C1D-T : 44-TSOP2-400BF
 - K6R4016C1D-U : 44-TSOP2-400BF (Lead-Free)
 - K6R4016C1D-E : 48-TBGA with 0.75 Ball pitch
(7mm X 9mm)
- Operating in Commercial and Industrial Temperature range.



GENERAL DESCRIPTION

The K6R4016C1D is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1D uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1D is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward or 48 T BGA.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5	V
Voltage on Vcc Supply Relative to Vss		V _{CC}	-0.5 to 7.0	V
Power Dissipation		P _D	1.0	W
Storage Temperature		T _{STG}	-65 to 150	°C
Operating Temperature	Commercial	T _A	0 to 70	°C
	Industrial	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

K6R4016C1D

CMOS SRAM

RECOMMENDED DC OPERATING CONDITIONS* (TA=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
Ground	VSS	0	0	0	V
Input High Voltage	VIH	2.2	-	VCC+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

* The above parameters are also guaranteed at industrial temperature range.

** VIL(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA

*** VIH(Max) = VCC + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

DC AND OPERATING CHARACTERISTICS* (TA=0 to 70°C, VCC=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions			Min	Max	Unit
Input Leakage Current	ILI	VIN=VSS to VCC			-2	2	μA
Output Leakage Current	ILO	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ VOUT=VSS to VCC			-2	2	μA
Operating Current	ICC	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, VIN=VIH or VIL, IOUT=0mA	Com.	10ns	-	65	mA
			Ind.	10ns	-	75	
Standby Current	ISB	Min. Cycle, $\overline{CS}=V_{IH}$			-	20	mA
	ISB1	f=0MHz, $\overline{CS} \geq V_{CC}-0.2V$, VIN≥VCC-0.2V or VIN≤0.2V			-	5	
Output Low Voltage Level	VOL	IOL=8mA			-	0.4	V
Output High Voltage Level	VOH	IOH=-4mA			2.4	-	V

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE* (TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	CI/O	VII/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF


* Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS ($T_A=0$ to 70°C , $V_{CC}=5.0\text{V}\pm 10\%$, unless otherwise noted.)**TEST CONDITIONS***

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below


* The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B)

for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Symbol	K6R4016C1D-10		Unit
		Min	Max	
Read Cycle Time	tRC	10	-	ns
Address Access Time	tAA	-	10	ns
Chip Select to Output	tCO	-	10	ns
Output Enable to Valid Output	tOE	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	ns
Output Disable to High-Z Output	tOHZ	0	5	ns
Output Hold from Address Change	tOH	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	ns
Chip Selection to Power Down Time	tPD	-	10	ns



* The above parameters are also guaranteed at industrial temperature range.

WRITE CYCLE*

Parameter	Symbol	K6R4016C1D-10		Unit
		Min	Max	
Write Cycle Time	tWC	10	-	ns
Chip Select to End of Write	tCW	7	-	ns
Address Set-up Time	tAS	0	-	ns
Address Valid to End of Write	tAW	7	-	ns
Write Pulse Width(\overline{OE} High)	tWP	7	-	ns
Write Pulse Width(\overline{OE} Low)	tWP1	10	-	ns
Write Recovery Time	tWR	0	-	ns
Write to Output High-Z	tWHZ	0	5	ns
Data to Write Time Overlap	tDW	5	-	ns
Data Hold from Write Time	tDH	0	-	ns
End of Write to Output Low-Z	tOW	3	-	ns



* The above parameters are also guaranteed at industrial temperature range.



TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, \overline{UB} , $\overline{LB}=V_{IL}$)TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES(READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{Z}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)**TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} =Low fixed)**

TIMING WAVEFORM OF WRITE CYCLE(3) (\overline{CS} =Controlled)TIMING WAVEFORM OF WRITE CYCLE(4) (\overline{UB} , \overline{LB} Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{LB}}$	$\overline{\text{UB}}$	Mode	I/O Pin		Supply Current
						I/O1~I/O8	I/O9~I/O16	
H	X	X*	X	X	Not Select	High-Z	High-Z	ISB, ISB1
L	H	H	X	X	Output Disable	High-Z	High-Z	ICC
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	ICC
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	ICC
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

* X means Don't Care.

CMOS SRAM


Units:millimeters/Inches

Technical drawing of a rectangular component with dimensions and tolerances. The drawing includes a top view, a side view, and a cross-sectional view.

Top View Dimensions:




- Overall width: 11.18 ± 0.12
- Overall height: 0.440 ± 0.005
- Pin #1 to Pin #22 distance: 28.98
- Pin #1 to Pin #23 distance: 1.141
- Pin #22 to Pin #23 distance: 1.125 ± 0.005
- Pin #23 to Pin #24 distance: 1.125 ± 0.005
- Pin #24 to Pin #25 distance: 1.125 ± 0.005
- Pin #25 to Pin #26 distance: 1.125 ± 0.005
- Pin #26 to Pin #27 distance: 1.125 ± 0.005
- Pin #27 to Pin #28 distance: 1.125 ± 0.005
- Pin #28 to Pin #29 distance: 1.125 ± 0.005
- Pin #29 to Pin #30 distance: 1.125 ± 0.005
- Pin #30 to Pin #31 distance: 1.125 ± 0.005
- Pin #31 to Pin #32 distance: 1.125 ± 0.005
- Pin #32 to Pin #33 distance: 1.125 ± 0.005
- Pin #33 to Pin #34 distance: 1.125 ± 0.005
- Pin #34 to Pin #35 distance: 1.125 ± 0.005
- Pin #35 to Pin #36 distance: 1.125 ± 0.005
- Pin #36 to Pin #37 distance: 1.125 ± 0.005
- Pin #37 to Pin #38 distance: 1.125 ± 0.005
- Pin #38 to Pin #39 distance: 1.125 ± 0.005
- Pin #39 to Pin #40 distance: 1.125 ± 0.005
- Pin #40 to Pin #41 distance: 1.125 ± 0.005
- Pin #41 to Pin #42 distance: 1.125 ± 0.005
- Pin #42 to Pin #43 distance: 1.125 ± 0.005
- Pin #43 to Pin #44 distance: 1.125 ± 0.005
- Pin #44 to Pin #45 distance: 1.125 ± 0.005
- Pin #45 to Pin #46 distance: 1.125 ± 0.005
- Pin #46 to Pin #47 distance: 1.125 ± 0.005
- Pin #47 to Pin #48 distance: 1.125 ± 0.005
- Pin #48 to Pin #49 distance: 1.125 ± 0.005
- Pin #49 to Pin #50 distance: 1.125 ± 0.005
- Pin #50 to Pin #51 distance: 1.125 ± 0.005
- Pin #51 to Pin #52 distance: 1.125 ± 0.005
- Pin #52 to Pin #53 distance: 1.125 ± 0.005
- Pin #53 to Pin #54 distance: 1.125 ± 0.005
- Pin #54 to Pin #55 distance: 1.125 ± 0.005
- Pin #55 to Pin #56 distance: 1.125 ± 0.005
- Pin #56 to Pin #57 distance: 1.125 ± 0.005
- Pin #57 to Pin #58 distance: 1.125 ± 0.005
- Pin #58 to Pin #59 distance: 1.125 ± 0.005
- Pin #59 to Pin #60 distance: 1.125 ± 0.005
- Pin #60 to Pin #61 distance: 1.125 ± 0.005
- Pin #61 to Pin #62 distance: 1.125 ± 0.005
- Pin #62 to Pin #63 distance: 1.125 ± 0.005
- Pin #63 to Pin #64 distance: 1.125 ± 0.005
- Pin #64 to Pin #65 distance: 1.125 ± 0.005
- Pin #65 to Pin #66 distance: 1.125 ± 0.005
- Pin #66 to Pin #67 distance: 1.125 ± 0.005
- Pin #67 to Pin #68 distance: 1.125 ± 0.005
- Pin #68 to Pin #69 distance: 1.125 ± 0.005
- Pin #69 to Pin #70 distance: 1.125 ± 0.005
- Pin #70 to Pin #71 distance: 1.125 ± 0.005
- Pin #71 to Pin #72 distance: 1.125 ± 0.005
- Pin #72 to Pin #73 distance: 1.125 ± 0.005
- Pin #73 to Pin #74 distance: 1.125 ± 0.005
- Pin #74 to Pin #75 distance: 1.125 ± 0.005
- Pin #75 to Pin #76 distance: 1.125 ± 0.005
- Pin #76 to Pin #77 distance: 1.125 ± 0.005
- Pin #77 to Pin #78 distance: 1.125 ± 0.005
- Pin #78 to Pin #79 distance: 1.125 ± 0.005
- Pin #79 to Pin #80 distance: 1.125 ± 0.005
- Pin #80 to Pin #81 distance: 1.125 ± 0.005
- Pin #81 to Pin #82 distance: 1.125 ± 0.005
- Pin #82 to Pin #83 distance: 1.125 ± 0.005
- Pin #83 to Pin #84 distance: 1.125 ± 0.005
- Pin #84 to Pin #85 distance: 1.125 ± 0.005
- Pin #85 to Pin #86 distance: 1.125 ± 0.005
- Pin #86 to Pin #87 distance: 1.125 ± 0.005
- Pin #87 to Pin #88 distance: 1.125 ± 0.005
- Pin #88 to Pin #89 distance: 1.125 ± 0.005
- Pin #89 to Pin #90 distance: 1.125 ± 0.005
- Pin #90 to Pin #91 distance: 1.125 ± 0.005
- Pin #91 to Pin #92 distance: 1.125 ± 0.005
- Pin #92 to Pin #93 distance: 1.125 ± 0.005
- Pin #93 to Pin #94 distance: 1.125 ± 0.005
- Pin #94 to Pin #95 distance: 1.125 ± 0.005
- Pin #95 to Pin #96 distance: 1.125 ± 0.005
- Pin #96 to Pin #97 distance: 1.125 ± 0.005
- Pin #97 to Pin #98 distance: 1.125 ± 0.005
- Pin #98 to Pin #99 distance: 1.125 ± 0.005
- Pin #99 to Pin #100 distance: 1.125 ± 0.005
- Pin #100 to Pin #101 distance: 1.125 ± 0.005
- Pin #101 to Pin #102 distance: 1.125 ± 0.005
- Pin #102 to Pin #103 distance: 1.125 ± 0.005
- Pin #103 to Pin #104 distance: 1.125 ± 0.005
- Pin #104 to Pin #105 distance: 1.125 ± 0.005
- Pin #105 to Pin #106 distance: 1.125 ± 0.005
- Pin #106 to Pin #107 distance: 1.125 ± 0.005
- Pin #107 to Pin #108 distance: 1.125 ± 0.005
- Pin #108 to Pin #109 distance: 1.125 ± 0.005
- Pin #109 to Pin #110 distance: 1.125 ± 0.005
- Pin #110 to Pin #111 distance: 1.125 ± 0.005
- Pin #111 to Pin #112 distance: 1.125 ± 0.005
- Pin #112 to Pin #113 distance: 1.125 ± 0.005
- Pin #113 to Pin #114 distance: 1.125 ± 0.005
- Pin #114 to Pin #115 distance: 1.125 ± 0.005
- Pin #115 to Pin #116 distance: 1.125 ± 0.005
- Pin #116 to Pin #117 distance: 1.125 ± 0.005
- Pin #117 to Pin #118 distance: 1.125 ± 0.005
- Pin #118 to Pin #119 distance: 1.125 ± 0.005
- Pin #119 to Pin #120 distance: 1.125 ± 0.005
- Pin #120 to Pin #121 distance: 1.125 ± 0.005
- Pin #121 to Pin #122 distance: 1.125 ± 0.005
- Pin #122 to Pin #123 distance: 1.125 ± 0.005
- Pin #123 to Pin #124 distance: 1.125 ± 0.005
- Pin #124 to Pin #125 distance: 1.125 ± 0.005
- Pin #125 to Pin #126 distance: 1.125 ± 0.005
- Pin #126 to Pin #127 distance: 1.125 ± 0.005
- Pin #127 to Pin #128 distance: 1.125 ± 0.005
- Pin #128 to Pin #129 distance: 1.125 ± 0.005
- Pin #129 to Pin #130 distance: 1.125 ± 0.005
- Pin #130 to Pin #131 distance: 1.125 ± 0.005
- Pin #131 to Pin #132 distance: 1.125 ± 0.005
- Pin #132 to Pin

Units:millimeters/Inches



PACKAGE DIMENSIONS

Units : millimeter.



	Min	Typ	Max
A	-	0.75	-
B	6.90	7.00	7.10
B1	-	3.75	-
C	8.90	9.00	9.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	0.80	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Y	-	-	0.08

Notes.

1. Bump counts: 48(8row x 6column)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity: 0.08(Max)