

# 查询HFA1130供应商

## September 1998 File Number 3369.2

## 850MHz, Output Limiting, Low Distortion Current Feedback Operational Amplifier

The HFA1130 is a high speed wideband current feedback amplifier featuring programmable output limits. Built with Intersil's proprietary complementary bipolar UHF-1 process, it is the fastest monolithic amplifier available from any semiconductor manufacturer.

This amplifier is the ideal choice for high frequency applications requiring output limiting, especially those needing ultra fast overdrive recovery times. The output limiting function allows the designer to set the maximum positive and negative output levels, thereby protecting later stages from damage or input saturation. The sub-nanosecond overdrive recovery time quickly returns the amplifier to linear operation, following an overdrive condition.


The HFA1130 offers significant performance improvements over the CLC500/501/502.

A variety of packages and temperature grades are available. See the ordering information below for details. For /883 product refer to the HFA1130/883 datasheet.

## **Ordering Information**

PART NUMBER (BRAND)	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
HFA1130IP	-40 to 85	8 Ld PDIP	E8.3
HFA1130IB (H1130I)	-40 to 85	8 Ld SOIC	M8.15
HFA11XXEVAL	DIP Evaluation Board for High-Speed Op Amps		

## The Op Amps With Fastest Edges



## Features


- User Programmable Output Voltage Limits

## Applications

- Residue Amplifier
- Video Switching and Routing
- Pulse and Video Amplifiers
- Wideband Amplifiers
- RF/IF Signal Processing
- Flash A/D Driver
- Medical Imaging Systems
- Related Literature
  - AN9420, Current Feedback Theory
  - AN9202, HFA11XX Evaluation Fixture

## Pinout





## Absolute Maximum Ratings T<sub>A</sub> = 25°C

Voltage Between V+ and V 12V
Input Voltage V <sub>SUPPLY</sub>
Differential Input Voltage 5V
Output Current (50% Duty Cycle) 60mA

#### **Operating Conditions**

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)	θ <sub>JC</sub> ( <sup>o</sup> C/W)
PDIP Package	130	N/A
SOIC Package		N/A
Maximum Junction Temperature (Plastic P	Package)	
Maximum Storage Temperature Range	65 <sup>0</sup> C to	T <sub>A</sub> to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10		
(SOIC - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications	$V_{SUPPLY} = \pm 5V$ , $A_V = +1$ , $R_F = 510\Omega$ , $R_L = 100\Omega$ , Unless Otherwise Specified
---------------------------	---

PARAMETER	TEST CONDITIONS	(NOTE 2) TEST LEVEL	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS			L I		1	1	1
Input Offset Voltage (Note 3)		A	25	-	2	6	mV
		A	Full	-	-	10	mV
Input Offset Voltage Drift		С	Full	-	10	-	μV/ <sup>o</sup> C
V <sub>IO</sub> CMRR	$\Delta V_{CM} = \pm 2V$	A	25	40	46	-	dB
		A	Full	38	-	-	dB
V <sub>IO</sub> PSRR	$\Delta V_{S} = \pm 1.25 V$	A	25	45	50	-	dB
		A	Full	42	-	-	dB
Non-Inverting Input Bias Current	+IN = 0V	A	25	-	25	40	μΑ
(Note 3)		A	Full	-	-	65	μΑ
+I <sub>BIAS</sub> Drift		С	Full	-	40	-	nA/ <sup>o</sup> C
+I <sub>BIAS</sub> CMS	$\Delta V_{CM} = \pm 2V$	A	25	-	20	40	μΑ/ν
		A	Full	-	-	50	μΑ/ν
Inverting Input Bias Current (Note 3)	-IN = 0V	A	25	-	12	50	μA
		A	Full	-	-	60	μA
-I <sub>BIAS</sub> Drift		С	Full	-	40	-	nA/ <sup>o</sup> C
-I <sub>BIAS</sub> CMS	$\Delta V_{CM} = \pm 2V$	A	25	-	1	7	μΑ/ν
		A	Full	-	-	10	μΑ/ν
-I <sub>BIAS</sub> PSS	$\Delta V_{S} = \pm 1.25 V$	A	25	-	6	15	μΑ/ν
		A	Full	-	-	27	μΑ/ν
Non-Inverting Input Resistance		A	25	25	50	-	kΩ
Inverting Input Resistance		С	25	-	20	30	Ω
Input Capacitance (Either Input)		В	25	-	2	-	pF
Input Common Mode Range		С	Full	±2.5	±3.0	-	V
Input Noise Voltage (Note 3)	100kHz	В	25	-	4	-	nV/√Hz
+Input Noise Current (Note 3)	100kHz	В	25	-	18	-	pA/√Hz
-Input Noise Current (Note 3)	100kHz	В	25	-	21	-	pA/√Hz
TRANSFER CHARACTERISTICS AV	= +2, Unless Otherwise	Specified	· · · · · ·				
Open Loop Transimpedance (Note 3)		В	25	-	300	-	kΩ

intersil

PARAMETER	TEST CONDITIONS	(NOTE 2) TEST LEVEL	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
-3dB Bandwidth (Note 3)	$V_{OUT} = 0.2V_{P-P},$ $A_V = +1$	В	25	530	850	-	MHz
-3dB Bandwidth	$V_{OUT} = 0.2V_{P-P},$ $A_V = +2, R_F = 360\Omega$	В	25	-	670	-	MHz
Full Power Bandwidth	4V <sub>P-P</sub> , A <sub>V</sub> = -1	В	Full	-	300	-	MHz
Gain Flatness (Note 3)	To 100MHz	В	25	-	±0.14	-	dB
Gain Flatness	To 50MHz	В	25	-	±0.04	-	dB
Gain Flatness	To 30MHz	В	25	-	±0.01	-	dB
Linear Phase Deviation (Note 3)	DC to 100MHz	В	25	-	0.6	-	Degrees
Differential Gain	NTSC, $R_L = 75\Omega$	В	25	-	0.03	-	%
Differential Phase	NTSC, $R_L = 75\Omega$	В	25	-	0.05	-	Degrees
Minimum Stable Gain		А	Full	1	-	-	V/V
OUTPUT CHARACTERISTICS A <sub>V</sub> =	+2, Unless Otherwise Spec	ified	I				
Output Voltage (Note 3)	A <sub>V</sub> = -1	А	25	±3.0	±3.3	-	V
		А	Full	±2.5	±3.0	-	V
Output Current	$R_{L} = 50\Omega, A_{V} = -1$	А	25, 85	50	60	-	mA
		А	-40	35	50	-	mA
DC Closed Loop Output Impedance (Note 3)		В	25	-	0.07	-	Ω
2nd Harmonic Distortion (Note 3)	30MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	В	25	-	-56	-	dBc
3rd Harmonic Distortion (Note 3)	30MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	В	25	-	-80	-	dBc
3rd Order Intercept (Note 3)	100MHz	В	25	20	30	-	dBm
1dB Compression	100MHz	В	25	15	20	-	dBm
TRANSIENT RESPONSE A <sub>V</sub> = +2, U	nless Otherwise Specified						
Rise Time	V <sub>OUT</sub> = 2.0V Step	В	25	-	900	-	ps
Overshoot (Note 3)	V <sub>OUT</sub> = 2.0V Step	В	25	-	10	-	%
Slew Rate	A <sub>V</sub> = +1, V <sub>OUT</sub> = 5V <sub>P-P</sub>	В	25	-	1400	-	V/µs
	A <sub>V</sub> = +2, V <sub>OUT</sub> = 5V <sub>P-P</sub>	В	25	1850	2300	-	V/µs
0.1% Settling Time (Note 3)	$V_{OUT} = 2V \text{ to } 0V$	В	25	-	11	-	ns
0.2% Settling Time (Note 3)	$V_{OUT} = 2V \text{ to } 0V$	В	25	-	7	-	ns
POWER SUPPLY CHARACTERISTIC	S						
Supply Voltage Range		В	Full	±4.5	-	±5.5	V
Supply Current (Note 3)		А	25	-	21	26	mA
		А	Full	-	-	33	mA
LIMITING CHARACTERISTICS $A_V =$	+2, V <sub>H</sub> = +1V, V <sub>L</sub> = -1V, Ur	nless Other	wise Speci	fied			
Clamp Accuracy	$V_{IN} = \pm 2V, A_V = -1$	А	25	-	60	±125	mV
Clamped Overshoot	$V_{IN} = \pm 1V$ , Input $t_R/t_F = 2ns$	В	25	-	4	-	%
Overdrive Recovery Time	$V_{IN} = \pm 1V$	В	25	-	0.75	1.5	ns

#### **Electrical Specifications** $V_{SUPPLY} = \pm 5V$ , $A_V = +1$ , $R_F = 510\Omega$ , $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 2) TEST LEVEL	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
Negative Clamp Range		В	25	-	-5.0 to +2.0	-	V
Positive Clamp Range		В	25	-	-2.0 to +5.0	-	V
Clamp Input Bias Current		A	25	-	50	200	μA
Clamp Input Bandwidth	$V_{H} \text{ or } V_{L} = 100 \text{mV}_{P-P}$	В	25	-	500	-	MHz

**Electrical Specifications**  $V_{SUPPLY} = \pm 5V$ ,  $A_V = +1$ ,  $R_F = 510\Omega$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

NOTES:

2. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.

3. See Typical Performance Curves for more information.

## Application Information

#### Optimum Feedback Resistor (R<sub>F</sub>)

The enclosed plots of inverting and non-inverting frequency response detail the performance of the HFA1100/1120 in various gains. Although the bandwidth dependency on A<sub>CL</sub> isn't as severe as that of a voltage feedback amplifier, there is an appreciable decrease in bandwidth at higher gains. This decrease can be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R<sub>F</sub>. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and the RF, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to RF. The HFA1100, 1120 designs are optimized for a  $510\Omega$  R<sub>F</sub>, at a gain of +1. Decreasing R<sub>F</sub> in a unity gain application decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback causes the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so R<sub>F</sub> can be decreased in a trade-off of stability for bandwidth. The table below lists recommended R<sub>F</sub> values for various gains, and the expected bandwidth.

A <sub>CL</sub>	<b>R<sub>F</sub> (Ω)</b>	BW (MHz)
+1	510	850
-1	430	580
+2	360	670
+5	150	520
+10	180	240
+19	270	125

## **Clamp Operation**

#### General

The HFA1130 features user programmable output clamps to limit output voltage excursions. Clamping action is obtained by applying voltages to the V<sub>H</sub> and V<sub>L</sub> terminals (pins 8 and 5) of the amplifier. V<sub>H</sub> sets the upper output limit, while V<sub>L</sub> sets the lower clamp level. If the amplifier tries to drive the output above V<sub>H</sub>, or below V<sub>L</sub>, the clamp circuitry limits the

4

intersil

output voltage at V<sub>H</sub> or V<sub>L</sub> ( $\pm$  the clamp accuracy), respectively. The low input bias currents of the clamp pins allow them to be driven by simple resistive divider circuits, or active elements such as amplifiers or DACs.

## **Clamp Circuitry**

Figure 1 shows a simplified schematic of the HFA1130 input stage, and the high clamp (V<sub>H</sub>) circuitry. As with all current feedback amplifiers, there is a unity gain buffer ( $Q_{X1} - Q_{X2}$ ) between the positive and negative inputs. This buffer forces -IN to track +IN, and sets up a slewing current of (V<sub>-IN</sub> - V<sub>OUT</sub>)/R<sub>F</sub>. This current is mirrored onto the high impedance node (Z) by  $Q_{X3}$ - $Q_{X4}$ , where it is converted to a voltage and fed to the output via another unity gain buffer. If no clamping is utilized, the high impedance node may swing within the limits defined by  $Q_{P4}$  and  $Q_{N4}$ . Note that when the output reaches it's quiescent value, the current flowing through -IN is reduced to only that small current (-I<sub>BIAS</sub>) required to keep the output at the final voltage.




FIGURE 1. HFA1130 SIMPLIFIED VH CLAMP CIRCUITRY

Tracing the path from V<sub>H</sub> to Z illustrates the effect of the clamp voltage on the high impedance node. V<sub>H</sub> decreases by  $2V_{BE}$  (Q<sub>N6</sub> and Q<sub>P6</sub>) to set up the base voltage on Q<sub>P5</sub>. Q<sub>P5</sub> begins to conduct whenever the high impedance node

reaches a voltage equal to  $Q_{P5}$ 's base +  $2V_{BE}$  ( $Q_{P5}$  and  $Q_{N5}$ ). Thus,  $Q_{P5}$  clamps node Z whenever Z reaches  $V_H$ . R<sub>1</sub> provides a pull-up network to ensure functionality with the clamp inputs floating. A similar description applies to the symmetrical low clamp circuitry controlled by  $V_L$ .

When the output is clamped, the negative input continues to source a slewing current (I<sub>CLAMP</sub>) in an attempt to force the output to the quiescent voltage defined by the input. Q<sub>P5</sub> must sink this current while clamping, because the -IN current is always mirrored onto the high impedance node. The clamping current is calculated as (V<sub>-IN</sub> - V<sub>OUT</sub>)/R<sub>F</sub>. As an example, a unity gain circuit with V<sub>IN</sub> = 2V, V<sub>H</sub> = 1V, and R<sub>F</sub> = 510 $\Omega$  would have I<sub>CLAMP</sub> = (2-1)/510 $\Omega$  = 1.96mA. Note that I<sub>CC</sub> will increase by I<sub>CLAMP</sub> when the output is clamp limited.

#### Clamp Accuracy

The clamped output voltage will not be exactly equal to the voltage applied to  $V_H$  or  $V_L$ . Offset errors, mostly due to  $V_{BF}$ mismatches, necessitate a clamp accuracy parameter which is found in the device specifications. Clamp accuracy is a function of the clamping conditions. Referring again to Figure 1, it can be seen that one component of clamp accuracy is the  $V_{BF}$ mismatch between the Q<sub>X6</sub> transistors, and the Q<sub>X5</sub> transistors. If the transistors always ran at the same current level there would be no V<sub>BF</sub> mismatch, and no contribution to the inaccuracy. The  $\mathsf{Q}_{X6}$  transistors are biased at a constant current, but as described earlier, the current through Q<sub>X5</sub> is equivalent to I<sub>CLAMP</sub>. V<sub>BE</sub> increases as I<sub>CLAMP</sub> increases, causing the clamped output voltage to increase as well. ICLAMP is a function of the overdrive level  $(V_{\text{-IN}}\mbox{-}V_{\text{OUTCLAMPED}})$  and  $R_{\text{F}},$  so clamp accuracy degrades as the overdrive increases, or as RF decreases. As an example, the specified accuracy of ±60mV for a 2X overdrive with  $R_F = 510\Omega$  degrades to  $\pm 220$  mV for  $R_F = 240\Omega$  at the same overdrive, or to  $\pm 250 \text{mV}$  for a 3X overdrive with R<sub>F</sub> = 510 $\Omega$ .

Consideration must also be given to the fact that the clamp voltages have an effect on amplifier linearity. The "Nonlinearity Near Clamp Voltage" curve in the data sheet illustrates the impact of several clamp levels on linearity.

#### Clamp Range

Unlike some competitor devices, both V<sub>H</sub> and V<sub>L</sub> have usable ranges that cross 0V. While V<sub>H</sub> must be more positive than V<sub>L</sub>, both may be positive or negative, within the range restrictions indicated in the specifications. For example, the HFA1130 could be limited to ECL output levels by setting V<sub>H</sub> = -0.8V and V<sub>L</sub> = -1.8V. V<sub>H</sub> and V<sub>L</sub> may be connected to the same voltage (GND for instance) but the result won't be in a DC output voltage from an AC input signal. A 150 - 200mV AC signal will still be present at the output.

#### Recovery from Overdrive

The output voltage remains at the clamp level as long as the overdrive condition remains. When the input voltage drops below the overdrive level ( $V_{CLAMP}/A_{VCL}$ ) the amplifier will

return to linear operation. A time delay, known as the Overdrive Recovery Time, is required for this resumption of linear operation. The plots of "Unclamped Performance" and "Clamped Performance" highlight the HFA1130's subnanosecond recovery time. The difference between the unclamped and clamped propagation delays is the overdrive recovery time. The appropriate propagation delays are 4.0ns for the unclamped pulse, and 4.8ns for the clamped (2X overdrive) pulse yielding an overdrive recovery time of 800ps. The measurement uses the 90% point of the output transition to ensure that linear operation has resumed. Note: The propagation delay illustrated is dominated by the fixturing. The delta shown is accurate, but the true HFA1130 propagation delay is 500ps.

## Use of Die in Hybrid Applications

This amplifier is designed with compensation to negate the package parasitics that typically lead to instabilities. As a result, the use of die in hybrid applications results in overcompensated performance due to lower parasitic capacitances. Reducing R<sub>F</sub> below the recommended values for packaged units will solve the problem. For A<sub>V</sub> = +2 the recommended starting point is 300 $\Omega$ , while unity gain applications should try 400 $\Omega$ .

## PC Board Layout

The frequency performance of this amplifier depends a great deal on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value  $(10\mu F)$  tantalum in parallel with a small value chip  $(0.1\mu F)$  capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Output capacitance, such as that resulting from an improperly terminated transmission line will degrade the frequency response of the amplifier and may cause oscillations. In most cases, the oscillation can be avoided by placing a resistor in series with the output.


Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input. The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. To this end, it is recommended that the ground plane be removed under traces connected to pin 2, and connections to pin 2 should be kept as short as possible.


An example of a good high frequency layout is the Evaluation Board shown below.

## **Evaluation Board**

An evaluation board is available for the HFA1130, (Part Number HFA11XXEVAL). Please contact your local sales office for information.

The layout and schematic of the board are shown here:





**Typical Performance Curves**  $V_{SUPPLY} = \pm 5V$ ,  $R_F = 510\Omega$ ,  $T_A = 25^{\circ}C$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified




FIGURE 3. SMALL SIGNAL PULSE RESPONSE





FIGURE 4. LARGE SIGNAL PULSE RESPONSE








FIGURE 7. NON-INVERTING FREQUENCY RESPONSE





FIGURE 9. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS

7









FIGURE 8. INVERTING FREQUENCY RESPONSE








FIGURE 11. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES





FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES





8




FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES




FIGURE 14. -3dB BANDWIDTH vs TEMPERATURE




FIGURE 16. DEVIATION FROM LINEAR PHASE




FIGURE 17. OPEN LOOP TRANSIMPEDANCE




FIGURE 19. CLOSED LOOP OUTPUT RESISTANCE





FIGURE 21. 2nd HARMONIC DISTORTION vs POUT

9



**FIGURE 18. SETTLING RESPONSE** 




FIGURE 20. 3rd ORDER INTERMODULATION INTERCEPT




FIGURE 22. 3rd HARMONIC DISTORTION vs POUT




FIGURE 23. OVERSHOOT vs INPUT RISE TIME




FIGURE 25. OVERSHOOT vs FEEDBACK RESISTOR




FIGURE 27. SUPPLY CURRENT vs SUPPLY VOLTAGE

10




FIGURE 24. OVERSHOOT vs INPUT RISE TIME




FIGURE 26. SUPPLY CURRENT vs TEMPERATURE




FIGURE 28. VIO AND BIAS CURRENTS vs TEMPERATURE




FIGURE 29. OUTPUT VOLTAGE vs TEMPERATURE

FIGURE 30. INPUT NOISE vs FREQUENCY




FIGURE 31. NON-LINEARITY NEAR CLAMP VOLTAGE

intersil

## **Die Characteristics**

**DIE DIMENSIONS:** 63 mils x 44 mils x 19 mils 1600µm x 1130µm

#### **METALLIZATION:**

Type: Metal 1: AlCu(2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ

Type: Metal 2: ALCu(2%) Thickness: Metal 2: 16kÅ ±0.8kÅ

## Metallization Mask Layout

HFA1130

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

OUT

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com



PASSIVATION: Type: Nitride Thickness: 4kÅ ±0.5kÅ

## TRANSISTOR COUNT:

52

#### SUBSTRATE POTENTIAL (Powered Up):

Floating (Recommend Connection to V-)